1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Digital Circuit Design - Lecture 2 pptx

22 494 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 22
Dung lượng 3,07 MB

Các công cụ chuyển đổi và chỉnh sửa cho tài liệu này

Nội dung

 A more descriptive term might be feedforward combinational logic circuits.. These are circuits in which there is no feedback.. depends not only on its current inputs, but also on the

Trang 1

9/25/089/25/08 – ECE 561 Lect 2 ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

1

Sequential Design Basics

Trang 2

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

2

Lecture 2 topics

Trang 3

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

3

Digital Circuit Types

outputs depend only on its current inputs.

 A more descriptive term might be feedforward

combinational logic circuits These are circuits in which there is no feedback.

depends not only on its current inputs, but

also on the past sequence of inputs

Trang 4

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

4

State changes

times specified by a clock

 Clock frequency C f = 1 / T

 Where T is the Clock period

Trang 5

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

5

Sequential elements are bistable

Trang 6

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

6

S-R Latch

elements Formed from a pair cross

connected pair of NOR gates.

Trang 7

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

7

The D Latch

CMOS design.

Trang 8

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

8

Timing diagram for a D Latch

Trang 9

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

9

The D F/F

negative edge triggered

Trang 10

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

10

Timing for a D Flip-Flop

Trang 11

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

11

D F/F Behavior

Trang 12

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

12

D F/F with Preset and Clear

initialization.

Trang 13

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

13

Scan Chains

Trang 14

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

14

Scan Chains

 Can use scan chains to

inputs data or extract

data

D F/F

Trang 15

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

15

The T Flip Flop

Trang 16

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

R 0 0 1 1

S 0 1 0 1

Q Q 0 1 Not allowed CLK

Q Q Q CLK

Trang 17

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

Q 0 1 CLK

K 0 1 0 1

Q Q 0 1 Q CLK

Trang 18

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

18

A simple up down counter

 Start with state diagram

Trang 19

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

Trang 20

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

20

K Maps for the toggle F/Fs

00 01 11 10 0

T1 = x’y2 + x y2’

= x xor y2

Trang 21

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

21

Implementation

y2 y1

x

1

Trang 22

9/25/089/25/08 – ECE 561

Lect 2

ECE 561 - Lecture 2Copyright 2008 - Joanne

DeGroat, ECE, OSU

Ngày đăng: 11/07/2014, 03:20

TỪ KHÓA LIÊN QUAN