Compal EH78F LA g161p rev 1c (0 1) схема

NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.. NEITHER THIS SHEET NOR THE INF

Trang 1

2019.01.16 Rev:1C

LA-G161P

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC

Trang 2

eDP

4 lane

Flexible I/O 6.0 Gb/s

Silego USB charger SLGC55544

USB3.0 Conn.(USB/B)

Head Phone Conn.

Conn.

MIC Jack Jack

page 06~13 page 25~37

PEG X16 (0~15) 8GT/s

CoffeeLake H PROCESSOR BGA1440

(42X28) (CFL-H_6+2)

Cannonlake PCH - H FCBGA(23X23)

837pin FCBGA

Killer Ethernet M.2 WLAN

Dual Band

802.11 ac/agn

LAN(GbE) E3000

RJ45

Conn.

page 51

page 51 page 52

PCIe x1 PCIe x2

Key Board Conn.

Hall sensor

page 54

Active MUX ANX7440

Offline USB Charger

USB3.1 USB2.0

Passive MUX ANX7428

USB3.1 Retimer ANX7490

USB3.1 gen2

page 48 page 46

Macro Key

page 77

Title

Trang 3

ON* ON ON

+1.8VS power rail for GPU(AON rails) +1.8VSDGPU_AON

+3VS

+5VALW

ON ON

OFF ON

ON

DDR4 +1.2V power rail +1.2V_VDDQ

System +3V power rail

+5V Always power rail

OFF ON

+VCC_CORE

Voltage Rails

+19V_VIN +19VB

Adapter power supply

AC or battery power rail for power circuit.

Core voltage for CPU

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

N/A N/A N/A

S3 (Suspend to RAM) S4 (Suspend to Disk) S5 (Soft OFF)

ON ON ON

ON

OFF OFF OFF

OFF OFF OFF OFF OFF

LOW LOW

HIGH HIGH

+1.8VS power rail for GPU GC6 +1.8VSDGPU_MAIN

+3VALW_PCH_PRIM

Board ID Table for AD channel

OFF

S3

N/A N/A

ON

OFF OFF +3VALW power for PCH power rails

CPU IO +0.95VS power rail

+3VALW_PRIM supply for the SPI IO

Sustain voltage for processor in Standby modes

ON ON ON

BOM Structure

43 level BOM table

OFF OFF

1.414 V 1.650 V 1.865 V 2.031 V 2.200 V 2.329 V 2.408 V 2.533 V 2.677 V 2.800 V 2.912 V 3.000 V

1.430 V 1.667 V 1.881 V 2.046 V 2.215 V 2.343 V 2.421 V 2.544 V 2.687 V 2.808 V 2.919 V

0x65 - 0x76 0x77 - 0x87 0x88 - 0x96 0x97 - 0xA4 0xA5 - 0xAF 0xB0 - 0xB7 0xB8 - 0xBF 0xC0 - 0xC9 0xCA - 0xD4 0xD5 - 0xDD 0xDE - 0xF0 0xF1 - 0xFF

I7@/QNDQ@/CMC@/VGA@/NGPK@/CNVI@/CHG@/XBOX@/TBT@/EMC@

0x16 0x9E

Address(7 bit)

I2C Address Table

BATTERY PACK

0x11

TM-03461-001 (Touch Pad) I2C_1 (+3VS)

I2C_0 (+3VS)

BOARD ID Table

2 1 0

Board ID

7 6 5 4 3

0.1

PCB Revision

8 9

10 11 12

16 17

Board ID

13 14 15

PCB Revision

18 19

0x70 0xC0

dGPU circuit VGA@

BOM Option Table

Connector CONN@

BOM Structure Item

@ Unpop

1.0 w/ EC gensor 1A

Title

Trang 4

+5VS

UQ1

UL2 UM1 R19

RH99 RH101 RH97 UK1

+3VS

JPQ1

+3VALW_TPM

+3V_LAN +3VS_WLAN

+1.05VS_VCCSTG

RH105 RH103

RQ61

RZ1 UO1

RM1

R20

+LCDVDDUX1

PANEL

PCH

LAN WLAN CARD (IOAC)

PCH PCH

TP

PCH

CPU PCH

FAN1 Type C Conn.

JTYPEC1

JHDMI1 JHDD1+5VS_HDD

UA1

JBL1 JPA1

JEDP1

+3VS_SSD_NGFF

U5 JSSD1

G-SENSOR EN:DRON

CODEC CODEC

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

Trang 5

19.08ms 19.11ms

4.8ms

299.4us 717.2us 1.006ms

8.417us 255.0us 955us 651.9us 460.4us

2.060us

2.158ms

176.5ms 1.098ms

AC mode

10.27ms

9.244us 596.1us

87.5us

2.174ms

73.86us 790.4us 598.9us 2.47ms 1.132ms

97.92us 376.7us 1.244ms

55.56us 747.1us 401.1us

1.169ms 2.349ms

→

8.7us 239.4us 939.9us 704.1us 434.1us

Security Classification Compal Secret Data

Trang 6

Coffee Lake-H CPU SKU

Need check USE QS PN

PCB DAZ

DP_RCOMP

CPU_DISPA_BCLK_RCPU_DISPA_SDI

CPU_DISPA_SDO_RCPU_DISPA_SDI_R

DDI2_AUXPF26DDI2_AUXNE26DDI3_TXP_0C34DDI3_TXN_0D34DDI3_TXP_1B36DDI3_TXN_1B34DDI3_TXP_2F33DDI3_TXN_2E33DDI3_TXP_3C33DDI3_TXN_3B33DDI3_AUXPA27DDI3_AUXNB27

Trang 7

DDR_A_D30

DDR_A_D18

DDR_A_D22DDR_A_D19

DDR_A_D42DDR_A_D40DDR_A_D34

DDR_A_D43DDR_A_D45DDR_A_D47DDR_A_D49DDR_A_D51DDR_A_D53DDR_A_D55DDR_A_D57DDR_A_D59DDR_A_D61

DDR_A_D7

DDR_A_D15DDR_A_D11

DDR_A_D6DDR_A_D8DDR_A_D10DDR_A_D12DDR_A_D14

DDR_A_CLK0DDR_A_CLK#0DDR_A_CLK#1DDR_A_CLK1

DDR_A_CKE1

DDR_A_CS#1

DDR_A_ODT0

DDR_A_BG0DDR_A_BA1

DDR_A_MA13

DDR_A_MA2

DDR_A_MA10

DDR_A_MA1DDR_A_MA3

DDR_A_PARDDR_A_ALERT#

DDR_A_DQS#4DDR_A_DQS#6DDR_A_DQS#2DDR_A_DQS#0

DDR_A_DQS5

DDR_A_DQS0DDR_A_DQS2DDR_A_DQS4DDR_A_DQS6

DDR0_DQ_13/DDR0_DQ_13BK5

DDR0_DQ_17/DDR0_DQ_33BG5

NC/DDR0_ECC_2AY4

DDR0_DQ_61/DDR1_DQ_45M2

DDR0_DQ_5/DDR0_DQ_5BP6

NC/DDR0_ECC_3AY5

DDR0_DQ_52/DDR1_DQ_36R5

DDR0_DQ_1/DDR0_DQ_1BT6

DDR0_DQ_31/DDR0_DQ_47BC2

NC/DDR0_ECC_4BA5

DDR0_DQ_34/DDR1_DQ_2AA4

DDR0_DQ_55/DDR1_DQ_39P1

NC/DDR0_ECC_5BA4

DDR0_DQ_22/DDR0_DQ_38BF1

DDR0_DQ_24/DDR0_DQ_40BD2

NC/DDR0_ECC_6AY1

DDR0_DQ_47/DDR1_DQ_15U4

DDR0_DQ_11/DDR0_DQ_11BM1

DDR0_DQ_8/DDR0_DQ_8BL4

NC/DDR0_ECC_7AY2

DDR0_DQ_37/DDR1_DQ_5AB4

DDR0_DQ_4/DDR0_DQ_4BN5

DDR0_DQ_62/DDR1_DQ_46L5

DDR0_DQ_0/DDR0_DQ_0BR6

DDR0_DQ_45/DDR1_DQ_13V4

DDR0_DQ_32/DDR1_DQ_0AB1

NC/DDR0_ECC_0BA2

NC/DDR0_ECC_1BA1

Trang 8

For ECC DIMM

CHANNEL-B

Interleaved Memory

DDR_B_MA12DDR_B_MA9DDR_B_MA5

DDR_B_BG1DDR_B_ACT#

DDR_B_MA11DDR_B_MA13

DDR_B_MA7DDR_B_MA8DDR_B_MA6DDR_B_MA1

DDR_B_MA10

DDR_B_MA2DDR_B_MA4DDR_B_MA0

DDR_B_PARDDR_B_ALERT#

DDR_B_DQS#0

DDR_B_DQS0DDR_B_DQS#1

DDR_B_DQS7

SM_RCOMP2SM_RCOMP0

+0.6V_B_VREFDQ+0.6V_VREFCA

DDR_B_D0DDR_B_D2DDR_B_D4DDR_B_D6DDR_B_D8DDR_B_D10DDR_B_D12DDR_B_D14DDR_B_D16DDR_B_D18DDR_B_D20DDR_B_D22DDR_B_D24DDR_B_D26DDR_B_D28DDR_B_D30DDR_B_D32DDR_B_D34DDR_B_D36DDR_B_D38

DDR_B_D40DDR_B_D42DDR_B_D44DDR_B_D46DDR_B_D48DDR_B_D50DDR_B_D52DDR_B_D54DDR_B_D56DDR_B_D58DDR_B_D60DDR_B_D62

DDR_B_CLK0DDR_B_CLK#0DDR_B_CLK1DDR_B_CLK#1

Title

NC/DDR1_ECC_1AY11

DDR1_DQ_45/DDR1_DQ_29W10

NC/DDR1_ECC_2AY8

DDR1_DQ_12/DDR0_DQ_28BJ11

NC/DDR1_ECC_3AW8

NC/DDR1_ECC_4AY10

NC/DDR1_ECC_5AW10

NC/DDR1_ECC_6AY7

NC/DDR1_ECC_7AW7

DDR1_DQ_26/DDR0_DQ_58BB8

DDR1_DQ_34/DDR1_DQ_18AC11

DDR_RCOMP_0G1

DDR_RCOMP_1H1

DDR_RCOMP_2J2

DDR1_DQ_35/DDR1_DQ_19AC10

NC/DDR1_ECC_0AW11

Trang 9

DMI_CTX_PRX_P0

DMI_CTX_PRX_N1DMI_CTX_PRX_P2

DMI_CTX_PRX_N3

PEG_RCOMPPEG_CRX_GTX_N1PEG_CRX_GTX_P2PEG_CRX_GTX_P3PEG_CRX_GTX_N4PEG_CRX_GTX_N5PEG_CRX_GTX_N6PEG_CRX_GTX_N7PEG_CRX_GTX_N8PEG_CRX_GTX_N9PEG_CRX_GTX_N10PEG_CRX_GTX_N11PEG_CRX_GTX_N12PEG_CRX_GTX_N13PEG_CRX_GTX_N14

PEG_CRX_GTX_P0

PEG_CRX_GTX_N15

PEG_CTX_GRX_N1PEG_CTX_GRX_N2PEG_CTX_GRX_N3PEG_CTX_GRX_N4PEG_CTX_GRX_N5PEG_CTX_GRX_N6PEG_CTX_GRX_N7PEG_CTX_GRX_N8PEG_CTX_GRX_N9PEG_CTX_GRX_N10PEG_CTX_GRX_N11PEG_CTX_GRX_N12PEG_CTX_GRX_N13PEG_CTX_GRX_N14PEG_CTX_GRX_N15

PEG_RXN_10E15

PEG_RXP_11F14

PEG_RXN_11E14

PEG_RXP_12D13

PEG_RXN_12E13

PEG_RXP_13F12

PEG_RXN_13E12

PEG_RXP_14D11

PEG_RXN_14E11

PEG_RXP_15F10

PEG_RXN_15E10

DMI_RXP_0D8DMI_RXN_0E8DMI_RXP_1E6DMI_RXN_1F6DMI_RXP_2D5DMI_RXN_2E5DMI_RXP_3J8DMI_RXN_3J9

Trang 10

CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted

1 = (Default) Normal Operation;

0 = Stall

1 = Normal operation

0 = Lane numbers reversed

CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.

1 = (default) PEG Train immediately following RESET# de assertion

0 = PEG Wait for BIOS for training

The CFG signals have a default value of '1' if not terminated on the board

*CFG Pin Use CMC debug on DDX03 R02 Schematic.

1 The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).

2 Route the Alert signal between the Clock and the Data signals.

3 Place those resistors close CPU side.

Place to CPU side

CFG_RCOMPCATERR#

CPU_SVID_ALERT#

CPU_SVID_DATCPU_SVID_CLK

XDP_BPM#0XDP_BPM#2H_PROCHOT#_R

CPU_XDP_TCK0CPU_XDP_TMSCPU_XDP_TDI

H_PM_SYNC_RH_PM_DOW NH_PECIH_THERMTRIP#

SKTOCC#

CFG0CFG4

CFG7CFG5CFG0

CFG2CFG4CFG6

+1.05VS_VCCSTG

Title

DDR_VTT_CNTLBT13

VCCST_PWRGDH13

PM_SYNCBM34PM_DOWNBP31PECIBT34

PROCPWRGDBT31

VIDSCKBH32

BCLKNA32

PCI_BCLKNC36

CLK24PE31

BCLKPB31

PCI_BCLKPD35

RSVD1AU13

XEMC@

RC221K_0402_5%

EMC@

CC67.1U_0402_16V7K

XEMC@

RH213_0402_5%

RC1956_0402_1%

RC23330K_0402_5%

Trang 11

1 1

1 Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils

2 Maintain 25-mil separation distance away from any other dynamic signals.

128000mA(Hexa Core GT2) Power delete GT Power 7/27

Reserve resistor to Gnd

VCCSENSEVSSSENSE

VCC5N14

VCC2L13

VCC29R36

VCC18P32

VCC1K14

VCC39T38

VCC28R35

VCC17P31

VCC49V14

VCC38T37

VCC27R34

VCC16P30

VCC59W14

VCC48V13

VCC37T36

VCC26R33

VCC15P29

VCC58W13

VCC47U36

VCC36T35

VCC25R32

VCC14P14

VCC57V38

VCC46U35

VCC35T32

VCC24R31

VCC13P13

VCC56V37

VCC45U34

VCC34T31

VCC23R13

VCC12N38

VCC55V36

VCC44U33

VCC33T30

VCC22P36

VCC11N37

VCC54V35

VCC43U32

VCC32T29

VCC21P35

VCC10N36

VCC53V34

VCC42U31

VCC31R38

VCC20P34

VCC9N35

VCC63W32

VCC52V33

VCC41U30

VCC30R37

VCC8N32

VCC62W31

VCC51V32

VCC40U29

VCC7N31

VCC61W30

VCC50V31

VCC6N30

VCC5AA34

VCC4AA33

VCC3AA32

VCC19AC14

VCC2AA31

VCC29AD14

VCC18AC13

VCC1AA13

VCC39AE14

VCC28AD13

VCC17AB38

VCC49AF31

VCC38AE13

VCC27AC36

VCC16AB37

VCC59AG32

VCC48AF30

VCC37AD38

VCC26AC35

VCC15AB36

VCC58AG31

VCC47AF29

VCC36AD37

VCC25AC34

VCC14AB35

VCC46AE38

VCC35AD36

VCC24AC33

VCC13AB32

VCC45AE37

VCC34AD35

VCC23AC32

VCC12AB31

VCC44AE36

VCC33AD34

VCC22AC31

VCC11AB30

VCC43AE35

VCC32AD33

VCC21AC30

VCC10AB29

VCC42AE32

VCC31AD32

VCC20AC29

VCC9AA38

VCC52AF34

VCC41AE31

VCC30AD31

VCC8AA37

VCC51AF33

VCC40AE30

VCC7AA36

VCC50AF32

VCC6AA35

VCCGT46BA29

VCCGT35AW38

VCCGT24AV34

VCCGT13AU31

VCCGT2AT31

VCCGT56BB31

VCCGT45BA14

VCCGT34AW37

VCCGT23AV33

VCCGT12AU30

VCCGT1AT14

VCCGT55BB14

VCCGT44BA13

VCCGT33AW36

VCCGT22AV32

VCCGT11AU29

VCCGT54BB13

VCCGT43AY38

VCCGT32AW35

VCCGT21AV31

VCCGT10AU14

VCCGT53BA36

VCCGT42AY37

VCCGT31AW34

VCCGT20AV30

VCCGT52BA35

VCCGT41AY36

VCCGT30AW33

VCCGT62BB37

VCCGT51BA34

VCCGT50BA33

VCCGT8AT37

VCCGT18AU38

VCCGT7AT36

VCCGT28AW31

VCCGT17AU37

VCCGT6AT35

VCCGT38AY31

VCCGT27AW14

VCCGT16AU36

VCCGT5AT34

VCCGT59BB34

VCCGT48BA31

VCCGT37AY30

VCCGT26AV36

VCCGT15AU35

VCCGT4AT33

VCCGT58BB33

VCCGT47BA30

VCCGT36AY29

VCCGT25AV35

VCCGT14AU32VCCGT3AT32

Trang 12

Max: 6400mA

1 VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils

2 Maintain 25-mil separation distance away from any other dynamic signals.

+1.2V_VCCPLL_OC Max: 130mA

Max: 150mA

Max: 60mA Max: 20mA

571483_CFL_H_RVP_CRB_TDK_Rev0p5 +1.2V_VDDQ@CPU: 10uF * 12 22uF * 4

571483_CFL_H_RVP_CRB_TDK_Rev0p5 +1.05V_VCCST: 1uF * 1

571483_CFL_H_RVP_CRB_TDK_Rev0p5 +0.95VS_VCCIO: 10uF * 12 22uF * 4

571483_CFL_H_RVP_CRB_TDK_Rev0p5 +1.05V_VCCSFR: 1uF * 1

571483_CFL_H_RVP_CRB_TDK_Rev0p5 +1.05VS_VCCSTG: 1uF * 1

PLACE CAP BACKSIDE

VSSSA_SENSEVCCSA_SENSE

VCCIO_SENSEVSSIO_SENSE

Title

VCCIO1AG12VCCIO2G15VCCIO3G17VCCIO4G19VCCIO5G21VCCIO6H15VCCIO7H16VCCIO8H17VCCIO9H19VCCIO10H20VCCIO11H21VCCIO12H26VCCIO13H27VCCIO14J15VCCIO15J16VCCIO16J17VCCIO17J19VCCIO18J20VCCIO19J21VCCIO20J26VCCIO21J27

Trang 13

1 1

Impedance Spectrum Tool Trigger

Add for Corner NCTF testing

PCH_TRIGOUT_RCPU_TRIGOUTIST_TRIG

VSS_2A12

VSS_3A16

VSS_4A18

VSS_5A20

VSS_6A22

VSS_7A24

VSS_8A26

VSS_9A28

VSS_10A30

VSS_11A6

VSS_12A9

VSS_13AA12

VSS_14AA29

VSS_15AA30

VSS_16AB33

VSS_17AB34

VSS_18AB6

VSS_19AC1

VSS_20AC12

VSS_21AC2

VSS_22AC3

VSS_23AC37

VSS_24AC38

VSS_25AC4

VSS_26AC5

VSS_27AC6

VSS_28AD10

VSS_29AD11

VSS_30AD12

VSS_31AD29

VSS_32AD30

VSS_33AD6

VSS_34AD8

VSS_35AD9

VSS_36AE33

VSS_37AE34

VSS_38AE6

VSS_39AF1

VSS_40AF12

VSS_41AF13

VSS_42AF14

VSS_43AF2

VSS_44AF3

VSS_45AF4

VSS_46AG10

VSS_47AG11

VSS_48AG13

VSS_49AG29

VSS_50AG30

VSS_51AG6

VSS_52AG7

VSS_53AG8

VSS_54AH12

VSS_55AH33

VSS_56AH34

VSS_57AH35

VSS_58AH36

VSS_59AH6

VSS_60AJ1

VSS_61AJ13

VSS_62AJ2

VSS_63AJ3

VSS_64AJ37

VSS_65AJ38

VSS_66AJ4

VSS_67AJ5

VSS_68AJ6

VSS_69W4

VSS_70W5

VSS_71Y10

VSS_72Y11

VSS_73Y13

VSS_74Y14

VSS_75Y37

VSS_76Y38

VSS_77Y7

VSS_78Y8

VSS_79Y9

VSS_80AK29

VSS_81AK30

RSVD19BR35RSVD29J3

RSVD18BR31RSVD9BH30

RSVD28J24

RSVD_TP5E2

RSVD27H24

RSVD_TP4E1

RSVD7B30

RSVD26G3

RSVD_TP3D1

RSVD15BN35

RSVD_TP2BT2

RSVD14BN33

RSVD5AP29

RSVD24F30

RSVD_TP1BR1

RSVD13BL34

RSVD4AP14

RSVD23E30

PROC_TRIGOUTJ23

RSVD21C30

RSVD1AA14RSVD31R14

PROC_TRIGINH23

IST_TRIGE3

RSVD30N29

VSS_A36A36

Trang 14

devices) that can be enabled reduces based off the following:

Max PCIe* Ports (or devices) = 16 - GbE (0 or 1)

— PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe*

Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured

2 Up to 6 SATA Lanes

— A maximum of 6 SATA Ports (or devices) can be enabled

— SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18

3 Up to 10 USB 3.1 Lanes

— A maximum of 10 USB 3.1 Ports (or devices) can be enabled

4 Up to 4 GbE Lanes

— A maximum of 1 GbE Port (or device) can be enabled

5 Supports up to 3 Remapped (IntelR Rapid Storage Technology) PCIe* storage devices

— x2 and x4 PCIe* NVMe SSD

— x2 IntelR Optane? Memory Device

— See the “PCI Express* (PCIe*)” chapter for the PCH PCIe* Controllers,configurations , and lanes that can be used for IntelR Rapid Storage Technology PCIe* storage support

6 For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and

through the IntelR Flash Image Tool (FIT) tool.

X'tal Input:

High: Differential Low: Single ended

FOR CNVI follow 571906_CNL_PCH_TA_WW11.pdf

M.2 SSD-1 PCIE L0 M.2 SSD-1 PCIE L1 M.2 SSD-1 PCIE L2 M.2 SSD-1 PCIE L3

DMI_CTX_PRX_N0DMI_CRX_PTX_N0

DMI_CTX_PRX_P1DMI_CRX_PTX_N1

DMI_CTX_PRX_P2DMI_CRX_PTX_N2

DMI_CTX_PRX_P3DMI_CRX_PTX_P3

USB2_RCOMPUSB2_VBUS_SENSEUSB2_IDGPD_7

USB_OC0#

USB_OC2#

GPD_7USB_OC3#

USB20_P1USB20_N1

USB20_P3USB20_N3

USB20_P5USB20_N5

USB20_N14

USB20_P10

USB20_N13

PCIE_PTX_DRX_N23PCIE_PRX_DTX_N23

PCIE_PTX_DRX_P24PCIE_PRX_DTX_P24

PCIE_PTX_DRX_P21PCIE_PRX_DTX_P21

PCIE_PTX_DRX_N22PCIE_PRX_DTX_N22

USB20_P6USB20_N6

USB20_N2USB20_P2

Title

@1

2

2 OF 13CNP-H

RSVDG26

RSVDE28

DMI2_TXPB31

PCIE1_TXN/USB31_7_TXNA17

RSVDR24

RSVD

C27

DMI3_TXPB29

PCIE4_RXP/USB31_10_RXPR18

RSVDF26

RSVDD29

RSVDB26

RSVDP24

PCIE3_RXP/USB31_9_RXPJ18

RSVDB27

RSVDB25

RSVDC26

PCIE3_TXP/USB31_9_TXPC19

RSVDA25

PCIE3_RXN/USB31_9_RXNK18

PCIE2_RXP/USB31_8_RXPP21

PCIE5_RXNF20

PCIE6_RXNK21

PCIE4_TXN/USB31_10_TXND20

PCIE3_TXN/USB31_9_TXNB19

PCIE7_RXNL24

PCIE5_RXPG20

PCIE5_TXNB21

PCIE6_RXPJ21

PCIE8_RXNF24

PCIE6_TXND21

PCIE2_RXN/USB31_8_RXNR21

DMI0_RXNK34

PCIE7_RXPJ24

PCIE7_TXNC23

PCIE5_TXPA22

DMI1_RXNG33

PCIE8_RXPG24

PCIE1_RXP/USB31_7_RXPF16

PCIE6_TXPC21

PCIE8_TXNB24

DMI2_RXNK32

DMI0_RXPJ35

DMI0_TXNC33

PCIE7_TXPB23

PCIE2_TXN/USB31_8_TXNB18

PCIE1_TXP/USB31_7_TXPB17

DMI3_RXNG30

DMI1_RXPF34DMI1_TXNC32

PCIE8_TXPC24

PCIE4_RXN/USB31_10_RXNN18

RSVDM29

DMI2_RXPJ32

PCIE1_RXN/USB31_7_RXNG17

DMI2_TXNC31

DMI0_TXPB33

RSVDM26

DMI3_RXPF30DMI3_TXNC29

DMI1_TXPB32

RH310K_0402_5%

RH710K_0402_5%

@

Trang 15

1 1

Trace Space: 15 mil

Max Trace Length: 1000 mil

XCLK_BIASREF (PDG) Trace Width/Space: 15mil /15 mil Max Trace Length: 1000 mil 8/24

#571483_CFL_H_RVP_CRB_TDK_Rev0p5 Recommend external test point

This signal has a weak internal pull-down 20K.

0 = 38.4/19.2MHz XTAL frequency selected

The signal has a weak internal pull-down 20K

0 = VCCPSPI is connected to 3.3V rail

1 = VCCPSPI is connected to 1.8V rail

Note: If VCCPSPI is connected to 1.8V rail, this pin

strap must be a ‘1’ for the proper functionality

of the SPI (Flash) I/Os

1.8V

3.3V STRAP

STRAP

An external pull-up or pull-down is required.

0 = Integrated CNVi enable.

1 = Integrated CNVi disable.

XTAL Frequency Select

M.2 CNV Mode Select

PCH-H XTAL_IN/OUT POR is 24MHz for 571697_CNL_MOW_WW16_2017.pdf

571391_CFL_H_PDG_Rev0p71

To avoid floating input at the I/O pin BRI_RSP and RGI_RSP it is recommended to add

a weak pull up resistor to the SoC pin with a recommended value of 20K ohm

Pulled down by CRF CNVi RGI_DT pin

VCCPSPI Select

DGPU GLAN NGFF WL+BT(KEY E)

remove CPU_C10_GATE#

M2-1 SSD

checked CRB remove SD signal from PCH

PCH_CPU_BCLK_NXTAL_24M_PCH_OUT_RXTAL_24M_PCH_IN_RXTAL_24M_PCH_OUT

PCH_RTCX1PCH_RTCX2

PCH_RTCX2XCLK_BIASREF

PCIE_RCOMPNSD_RCOMP_1P8

GPPJ_RCOMP_1P8CNV_W T_RCOMPCNV_BRI_PTX_DRX

GPP_J9GPP_J9

CLK_PCIE_W LAN#

CLK_PCIE_W LANVGA_CLKREQ#

XTAL_24M_PCH_IN

XTAL_24M_PCH_OUT_R

XTAL_24M_PCH_IN_R

CLK_CNV_PTX_DRX_NCLK_CNV_PTX_DRX_P

CLK_CNV_PRX_DTX_NCLK_CNV_PRX_DTX_PCNV_PRX_DTX_N0CNV_PRX_DTX_N1

CNV_PTX_DRX_N0CNV_PTX_DRX_N1REFCLK_CNV

CNV_BRI_PRX_DTXCNV_RGI_PRX_DTXCNV_BRI_PTX_DRX

CNV_BRI_PRX_DTXCNV_RGI_PRX_DTX

Title

GPP_I11/M2_SKT2_CFG0AP3

GPP_G1/SD_DATA0BE9

GPP_G7/SD_WPAV13

GPP_G5/SD_CD#

BE8

GPP_I12/M2_SKT2_CFG1AP2

GPP_G2/SD_DATA1BF8

GPP_G3/SD_DATA2BF9

GPP_J9/CNV_MFUART2_TXDAU9

GPP_I13/M2_SKT2_CFG2AN4

GPP_I14/M2_SKT2_CFG3AM7

GPP_G4/SD_DATA3BG8

GPP_G6/SD_CLKBD8

GPP_J1/CPU_C10_GATE#

AY3

GPP_J7/CNV_RGI_RSP/UART0B_CTS#

AV3GPP_J8/CNV_MFUART2_RXDAW2

GPP_J10AV7

GPP_J5/CNV_BRI_RSP/UART0B_RXDAY2

GPP_J6/CNV_RGI_DT/UART0B_TXDBA4

GPP_J11/A4WP_PRESENTAR13

GPP_G0/SD_CMDAW13

7 OF 13CNP-H

CLKOUT_CPUBCLK_PB8

XTAL_OUTU9XTAL_INU10XCLK_BIASREFT3

RTCX1BA49RTCX2BA48

CLKOUT_CPUBCLK#

C8CLKOUT_CPUNSSC#

C6

CLKOUT_PCIE_P15V3

GPP_B10/SRCCLKREQ5#

AN29GPP_H0/SRCCLKREQ6#

AC41

GPP_A16/CLKOUT_48BE33

CLKOUT_PCIE_N12AC7

CLKOUT_PCIE_N14T2

GPP_B5/SRCCLKREQ0#

BF31

CLKOUT_PCIE_P12AC6

CLKOUT_PCIE_P13Y2

CLKOUT_PCIE_N15V2

GPP_H3/SRCCLKREQ9#

AF48

CLKOUT_PCIE_P14T1

GPP_B9/SRCCLKREQ4#

BA30

RH1410K_0402_5%

Trang 16

GPIO Serial Expander (GSX) is the capability provided by the PCH to expand the GPIOs

on a platform that needs more GPIOs than the ones provided by the PCH

DDP[B F]CTRLDATA

This signal has a weak internal Pull-down.

0 = Port B~D is not detected.

1 = Port B,C,D is detected (Default)

note : 1050 Use 8M rom

can remove if no use DP

intel critical net recommend

PCH_SPI_SI_0_RPCH_SPI_IO3_0_RPCH_SPI_SO_0_R

PCH_SPI_IO2_0_R

PCH_SPI_CLK_0_R

PCH_SPI_CS#0

PCH_SPI_IO2PCH_SPI_CLK

PCH_SPI_SIPCH_SPI_SOEC_PME#_R

TP_INT#

PLT_RST#

CPU_EDP_HPD_R

PCH_SPI_IO3PCH_SPI_IO2

PCH_SPI_IO2PCH_SPI_IO2_0_R

PCH_SPI_SI_0_RPCH_SPI_SO_0_RPCH_SPI_IO3_0_RPCH_SPI_CLK_0_R

PCH_SPI_SIPCH_SPI_SOPCH_SPI_IO3

PCH_HDD_PW RGT

TYPEC_1P5A

PCH_SPI_CLKPCH_SPI_CLK

EDP_HPD_RCPU_EDP_HPD_R

TBT_FORCE_PW RRTD3_CIO_PW R_EN

TBT_DP4_HPDCCG4_HOTPLUG_DET_3V3DP0_HPD_PCHHDMI_HPD_PCH

12

CH11.1U_0402_16V7K

RX4100K_0402_5%

GPP_I2/DDPD_HPD2/DISP_MISC2AP9

GPP_I0/DDPB_HPD0/DISP_MISC0AT6

GPP_I4/EDP_HPD/DISP_MISC4AN6

UH3

TC7SH08FU_SSOP5

B1A

@

1 OF 13CNP-H

GPP_D22/SPI1_IO3BC17

SPI0_MISO

AU41VSS

W46

GPP_D2/SPI1_MISO/SBK2_BK2BE18

SPI0_IO3BA46SPI0_CS2#

RSVD2R15

RSVD1R13

Trang 17

M.2 SSD PCIE/SATA select pin

DGPU_PRSNT#

UMA DIS,Optimus

1 0 GPP_F13

H_PECI

H_PM_DOW N_R

H_PM_SYNC_RPCH_PECI

LPC_AD3LPC_AD1

CLK_LPCESPI_RST#

TPM_SERIRQLPC_FRAME#

LPC_PIRQA#

DGPU_PRSNT#

PCIE_PRX_DTX_N17PCIE_PTX_DRX_N17

PCIE_PRX_DTX_N18

PCIE_PTX_DRX_P18

SSD_DEVSLP4

PCIE_PRX_DTX_P15PCIE_PTX_DRX_P15

PCIE_PRX_DTX_P14PCIE_PTX_DRX_N14

H_PECI

PCIE_PRX_DTX_N9PCIE_PRX_DTX_P9PCIE_PTX_DRX_P9PCIE_PTX_DRX_N9

PCIE_PTX_DRX_N10PCIE_PRX_DTX_N10SSD_DEVSLP1

SATA_GP1SATA_GP1

USB31_1_TXPF7

USB31_1_RXND11

USB31_1_RXPC11

USB31_2_TXNC3

USB31_2_TXPD4

USB31_2_RXNB9

USB31_2_RXPC9

USB31_6_TXNC17

USB31_6_TXPC16

USB31_6_RXNG14

USB31_6_RXPF14

USB31_5_TXNC15

USB31_5_TXPB15

USB31_5_RXNJ13

USB31_5_RXPK13

USB31_3_TXPG12

USB31_3_TXNF11

USB31_3_RXPC10

USB31_3_RXNB10

USB31_4_TXPC14

USB31_4_TXNB14

USB31_4_RXPJ15

USB31_4_RXNK16

CH50.1U_0402_16V7K

RH3710K_0402_5%

12

3 OF 13CNP-H

PCIE12_RXN/SATA1A_RXNH42

PCIE20_TXP/SATA7_TXPB44

GPP_K4N48

PCIE13_RXP/SATA0B_RXPC46

PCIE11_TXN/SATA0A_TXNB36

CL_RST#

AU4

GPP_K5N47

PCIE19_TXP/SATA6_TXPD43

GPP_K6P47

PCIE14_RXP/SATA1B_RXPC47

GPP_K7R46

PCIE20_RXP/SATA7_RXPR37

PCIE12_TXN/SATA1A_TXND38

PCIE13_TXP/SATA0B_TXPC38

GPP_F12/SATA_SDATAOUT1AU46

GPP_K8P48

GPP_F10/SATA_SCLOCKAR42

GPP_K9V47

PCIE19_RXP/SATA6_RXPN42

PCIE13_RXN/SATA0B_RXNC45

PCIE14_TXP/SATA1B_TXPD39

GPP_F13/SATA_SDATAOUT0AU47

PCIE14_RXN/SATA1B_RXND46

PCIE13_TXN/SATA0B_TXNB38

GPP_F11/SATA_SLOADAR48

PCIE20_TXN/SATA7_TXNA44

CL_DATAAT5

GPP_K10V48

PCIE19_TXN/SATA6_TXNC44

GPP_K11W47

PCIE14_TXN/SATA1B_TXNC39

PCIE11_TXP/SATA0A_TXPC36

PCIE20_RXN/SATA7_RXNR35

PCIE12_RXP/SATA_1A_RXPJ41

GPP_K0L47

PCIE11_RXN/SATA0A_RXNG38

CL_CLKAR2

PCIE19_RXN/SATA6_RXNM44

GPP_K1L46

PCIE12_TXP/SATA1A_TXPE37

GPP_K2U48

Trang 18

ECLR CMOS Delay 18~25 ms

Connect CPU & PCH

No Support Deep Sx

FOR Jefferson Peak RESET pin is glitch free,it

is recommended that a pull-down resistor of 75K

del RF reserve cap on HDA

intel critical net recommend

CPU_DISPA_SDOCPU_DISPA_SDI_RCPU_DISPA_BCLK

PM_BATLOW #

SUSACK#_RPM_CLKRUN#

SYS_RESET#

H_CPUPW RGDPCH_SPKR

PCH_PW ROKEC_RSMRST#

PCH_SML1CLKPCH_SML1DATA

PCH_SMBALERT#

XDP_ITP_PMODECPU_XDP_TCK0CPU_XDP_TMSCPU_XDP_TDICPU_XDP_TDO

SYS_RESET#

SYS_PW ROK

PCH_PW ROK

PCH_SMBCLKPCH_SMBDATA

PCH_SML0CLKPCH_SML0DATA

D_CK_SCLK

D_CK_SDATAPCH_SMBDATA

PCH_SMBCLK

D_CK_SCLKD_CK_SDATA

PCH_PW ROKEC_RSMRST#

HDA_BIT_CLKHDA_SDOUTHDA_SYNCHDA_RST#

HDACPU_SDIAN3

HDACPU_SCLKAM3

PCH_PWROKAY42

DSW_PWROKAW41

GPP_D19/DMIC_CLK0/SNDW4_CLKBD16

I2S1_SFRM/SNDW2_CLKBD12

HDA_BCLK/I2S0_SCLKBD11

HDA_SDO/I2S0_TXDBF12

GPP_D8/I2S2_SCLKAV18

GPP_C3/SML0CLKBF25

HDA_SYNC/I2S0_SFRMBG13

GPP_C0/SMBCLKBE26

HDA_RST#/I2S1_SCLKBE10

HDA_SDI0/I2S0_RXDBE11

GPP_D6/I2S2_TXD/MODEM_CLKREQBA17

HDA_SDI1/I2S1_RXDBF10

I2S1_TXD/SNDW2_DATABE12

GPP_D7/I2S2_RXDAW18

Trang 19

All GPIOs have programmable internal pull-up/pull-down resistors which are off by default.

The internal pull-up/pull-down for each GPIO can be enabled by BIOS programming.

The signal has a weak internal Pull-down

0 = Disable “No Reboot” mode (Default)

1 = Enable “No Reboot” mode (PCH will disable the

TCO Timer system reboot feature) This function is

useful when running ITP/XDP.

Notes:

1 The internal Pull-down is disabled after

PCH_PWROK is high.

2 This signal is in the primary well.

This Signal has a weak internal Pull-down

0: SPI (Default)

1: LPC

1 The internal Pull-down is disabled after PCH_PWROK is high.

Top Swap Override

0 = Disable “Top Swap” mode (Default)

1 = Enable “Top Swap” mode.

The internal Pull-down is disabled after PCH_PWROK is high.

This signal has a weak internal pull-down.

0 = Master Attached Flash Sharing (MAFS) enabled (Default)

1 = Slave Attached Flash Sharing (SAFS) enabled

Notes:

Warning: This strap must be configured to ‘0’ if the

eSPI or LPC strap is configured to ‘0’

SMBALERT# / GPP_C2 has a weak internal Pull-down

0 = Disable Intel ME (TLS) (Default)

1 = Enable Intel ME (TLS)

SML0ALERT# / GPP_C5 has a weak internal Pull-down.

0 = LPC is selected (for EC 9022).

1 = eSPI is selected

SML1ALERT# / GPP_B23 has an internal pull-down.

0 = Disable IntelR DCI-OOB (Default)

0

0 0

Reserved

GPP_D10 GPP_D9 VGA ID

0 1

1 N18E-G3

1 1

*

1 1

Project_ID0 Project_ID1

Reserved

EH78F

Raptor:delete needless vga/project id

Raptor: delete needless strapRaptor:Intel sensor hub

VBIOS select

Reserved Reserved Reserved

Gsensor use ISH path for PVT

Reserved 1B

UART_2_PTXD_DRXDUART_2_PRXD_DTXD

UART_2_PRTS_DCTSUART_2_PCTS_DRTSDGPU_PW R_EN

SUB_DETGSYNC_ID

TP_EN_PCHTP_LED_EN_PCH#

TBT_BATLOW _R#

I2C_0_SCL

EC_G_SDAEC_G_SCLEC_G_INT#

Title

GPP_C22/UART2_RTS#

AW21

GPP_C8/UART0A_RXDBE23

GPP_C20/UART2_RXDBD20

GPP_B17/GSPI0_MISOBD29

GPP_C12/UART1_RXD/ISH_UART1_RXDAU24

GPP_B16/GSPI0_CLKBF29

GPP_C17/I2C0_SCLBC22

GPP_C16/I2C0_SDABF23

GPP_D23/ISH_I2C2_SCL/I2C3_SCLBE14

GPP_C21/UART2_TXDBE20

GPP_D4/ISH_I2C2_SDA/I2C3_SDA/SBK4_BK4BE15

GPP_C15/UART1_CTS#/ISH_UART1_CTS#

BD21

GPP_C9/UART0A_TXDBB24

Trang 20

GPPA GPPB

GPIO Group Voltage

3.3V 3.3V GPPD

GPPE GPPF GPPG

3.3V

3.3V GPPK

1.8V Only GPPI

GPPJ GPD 3.3V Only

0.0895A

0.14A 0.343A 0.101A

0.766A

RH174 for 571391_CFL_H_PDG_Rev0p71.pdf

0.113A 0.00767A 0.106A

0.145A 0.97A 0.262A 0.174A

Close to BB11

0.05A

For DDX03 R02

Internal LDO

Short pins AJ22,AJ23,AK22,AK23 together

at surface layer from PDG Rev0.71

VCCPHVLDO_1P8 (External VRM mode RH172 unmount)

0.182A

0.095A

0.882A

0.193A 0.00428A

6.6A

0.169A

0.0085A 0.0198A

0.021A

0.2A 0.42A

0.109A 0.015A 0.213A

HSIO for DMIU/USB3.1/PCIE=4162mA

1-3MM FROM PACKAGE EDGE

1uF 1-3MM FROM PACKAGE EDGE

LC filter colse to pin

1-5MM FROM PACKAGE EDGE

W=20mils

RTC Battery

Raptor:use chargeable RTC, JRTC on POWER side

VCCMPHY_SENSEVSSMPHY_SENSE+1.8V_PHVLDO+VCCRTCEXT

+1.05VALW_VCCAMPHYPLL+1.05VALW_VCCAZPLL

+3VALW_HDA

+RTCVCC

+3VALW_DSW

+1.24V_VCCLDOSRAM_IN+1.24V_PRIM_DPHY+VCCRTCEXT

+1.24V_VCCLDOSRAM_IN +1.24V_PRIM_DPHY

+1.05VALW_VCCMPHY

+1.05V_VCCDSW

+1.05VALW_VCCAMPHYPLL+1.05VALW_VCCAZPLL

+1.8VALW_PRIM+1.8VALW_PRIM

+RTCVCC

Title

VCCPRIM_1P81 AF19VCCPRIM_1P82 AF20

VCCPRIM_1P83 AG19VCCPRIM_1P84 AG20VCCPRIM_1P85 AN15

VCCDPHY_1P241 AJ22VCCDPHY_1P242 AJ23VCCDPHY_1P243 BG5VCCMPHY_SENSE K47VSSMPHY_SENSE K46VCCAPLL_1P055

C2

VCCDSW_3P32 BE49VCCHDA BB14

VCCRTC1 BC49

VCCPRIM_1P0522

E1

VCCPRIM_3P34 BB7VCCPGPPG_3P3 AN21

VCCA_BCLK_1P05

V19

VCCPRIM_3P31 AT44

VCCPRIM_1P242 AK23VCCPRIM_1P241 AK22

2

Trang 21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

VSSAJ27

VSSAJ28

VSSAG28

VSSAG30

VSSAE4

VSSAG49

VSSAE46

VSSAC46

VSSA2

VSSAK19

VSSAH12

VSSAF22

VSSAD1

VSSAA49

VSSA28

VSSAK20

VSSAH17

VSSAF25

VSSAD19

VSSAA5

VSSA48

VSSA3

VSSAK25

VSSAH33

VSSAF28

VSSAD2

VSSAB19

VSSA5

VSSA33

VSSAK27

VSSAH38

VSSAG1

VSSAD22

VSSAB25

VSSA8

VSSA37

VSSAK28

VSSAJ19

VSSAG22

VSSAD25

VSSAB31

VSSAA19

VSSA4

VSSAK30

VSSAJ20

VSSAG23

VSSAD49

VSSAC12

VSSAA20

VSSA45

VSSAG25

VSSAE12

VSSAC17

VSSAA25

VSSA46

VSSAE33

VSSAC33

VSSAA27

VSSA47

VSSAC38

VSSAA28

VSSAA30

10 OF 13CNP-H

VSSD17

VSSBG37

VSSBG4

VSSK11

VSSG6

VSSK39

VSSH8

VSSE31

VSSM16

VSSJ10

VSSE33

VSSD33

VSSM18

VSSJ26

VSSE35

VSSD8

VSSC12

VSSJ29

VSSE40

VSSE10

VSSC25

VSSM21

VSSJ4

VSSE42

VSSE13

VSSC30

VSSE8

VSSE15

VSSC4

VSSF41

VSSE17

VSSC48

VSSF43

VSSE19

VSSC5

VSSF47

VSSE22

VSSD12

VSSBG3

VSSE24

VSSD16VSSBG33

Trang 22

1015 follow NV PGM V05 latest recommend vaule

ADC_IN_P

PFM_PF_BSOK_R

SNN_ADC_CUSTOM8SNN_ADC_CUSTOM18SNN_ADC_CUSTOM31PFM_BG_REF_OUTPFM_BS_REFPFM_CM_REF_INGPIO28_OC_W ARN#

PFM_CH1_SH_IN_P3SNN_PFM_CH1_SH_IN_P4PFM_CH1_SH_IN_N3SNN_PFM_CH1_SH_IN_N4

+3V_OVRM+3VLP

RG29060_0402_5%

BS_IN26

SKIP25

SH_O310

ENABLE28

BS_IN311

SH_O132

MUX_SEL29

GND_FET9

BS_IN13

MODE_SEL26

SH_O417SH_O27

QG548L2N7002W T1G_SC-70-3SB00001GE00

VGA@

RG2896649_0402_1%

onsemi@

CG27821U_0201_6.3V6M

VGA@

Trang 23

DIMM Side

SPD ADDRESS FOR CHANNEL A :

WRITE ADDRESS: 0XA0

READ ADDRESS: 0XA1

SA0 = 0; SA1 = 0; SA2 = 0.

DDR4 POR OPERATING SPEED: 1867 MT/S

10uF*2 1uF*1

2.2uF*1

For ECC DIMM PLACE NEAR TO PIN

TOP REVERSE (4mm)

PLACE NEAR TO SODIMM

VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Part Number:SP07001CY00 Part Value:S SOCKET LOTES ADDR0206-P001A 260P DDR4

Connector follow 2018V-VX

SA2_CHA_DIM1SA1_CHA_DIM1

SA0_CHA_DIM1

DDR_A_DQS0DDR_A_DQS#0

DDR_A_CLK0DDR_A_CLK#0DDR_A_CLK1DDR_A_CLK#1DDR_A_CKE0

DDR_A_CS#0

DDR_A_ODT0

DDR_A_BG1DDR_A_BA1

DDR_A_MA1DDR_A_MA3DDR_A_MA5DDR_A_MA7DDR_A_MA9DDR_A_MA10DDR_A_MA12DDR_A_MA14_WE#

DDR_A_MA15_CAS#

DDR_A_ACT#

DDR_A_ALERT#

DDR_A_PARDIMM1_CHA_EVENT#

DDR_DRAMRST#_R

SA2_CHA_DIM1SA0_CHA_DIM1

DDR_DRAMRST#_R

DDR_A_D31

DDR_A_D32DDR_A_D34DDR_A_D36DDR_A_D38

DDR_A_D15

DDR_A_D6DDR_A_D4

DDR_A_D7

DDR_A_D14DDR_A_D12

DDR_A_D46

DDR_A_D17DDR_A_D19

DDR_A_D47

DDR_A_D48DDR_A_D24

DDR_A_D0DDR_A_D2

DDR_A_D8

DDR_A_D49DDR_A_D10

DDR_A_D56DDR_A_D20

DDR_A_D61DDR_A_D22

DDR_A_D62

DDR_A_D23

+3VS

+1.2V_VDDQ +1.2V_VDDQ

+3VS

+1.2V_VDDQ

Title

DQ10 41DQ11 42DQ12 24DQ13 25DQ14 38DQ15 37

DQ16 50DQ17 49DQ18 62DQ19 63DQ2 20

DQ20 46DQ21 45DQ22 58DQ23 59

DQ24 70DQ25 71DQ26 83DQ27 84DQ28 66DQ29 67DQ3 21

DQ30 79DQ31 80

DQ32 174DQ33 173DQ34 187DQ35 186DQ36 170DQ37 169DQ38 183DQ39 182DQ4 4

DQ40 195DQ41 194DQ42 207DQ43 208DQ44 191DQ45 190DQ46 203DQ47 204

DQ48 216DQ49 215DQ5 3

DQ50 228DQ51 229DQ52 211DQ53 212DQ54 224DQ55 225

DQ56 237DQ57 236DQ58 249DQ59 250DQ6 16

DQ60 232DQ61 233DQ62 245DQ63 246

DQ7 17

DQ8 28DQ9 29DQS0#(C) 11DQS0(T) 13

DQS1#(C) 32DQS1(T) 34

DQS2#(C) 53DQS2(T) 55

DQS3#(C) 74DQS3(T) 76

DQS4#(C) 177DQS4(T) 179

DQS5#(C) 198DQS5(T) 200

DQS6#(C) 219DQS6(T) 221

DQS7#(C) 240DQS7(T) 242

12

RD50_0402_5%

CD13.1U_0402_16V7K

@

12

RD101K_0402_1%

RD10_0402_5%

@

RD20_0402_5%

1

2

Trang 24

D D

PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

SPD ADDRESS FOR CHANNEL B :

WRITE ADDRESS: 0XA4

READ ADDRESS: 0XA3

SA0 = 0; SA1 = 1; SA2 = 0.

DDR4 POR OPERATING SPEED: 1867 MT/S

STRETCH GOAL IS 2133 MT/S

CHANNEL-B

10uF*6 1uF*8 330uF*1

PLACE THE CAP WITHIN 200 MILS

FROM THE JDIMM2

CPU Side DIMM Side

Interleaved Memory

Non-ECC DIMM

10uF*2 1uF*2

10uF*2 1uF*1

PLACE NEAR TO JDIMM2

Raptor

Connector follow 2018V-VX

SA2_CHB_DIM3SA1_CHB_DIM3

SA0_CHB_DIM3

DDR_B_CLK0DDR_B_CLK#0DDR_B_CLK1DDR_B_CLK#1DDR_B_CKE0

DDR_B_BG1DDR_B_BA1

DDR_B_MA1DDR_B_MA3DDR_B_MA5DDR_B_MA7DDR_B_MA9DDR_B_MA10DDR_B_MA12DDR_B_MA14_WE#

DDR_B_D60

DDR_B_D39DDR_B_D35

DDR_B_D33DDR_B_D4

DDR_B_D37

DDR_B_D5

DDR_B_D36

DDR_B_D49DDR_B_D51DDR_B_D52DDR_B_D55

DDR_B_D18

DDR_B_D40DDR_B_D22

DDR_B_D41DDR_B_D23

DDR_B_D43DDR_B_D21

DDR_B_D45DDR_B_D19

DDR_DRAMRST#_R

DDR_B_D2DDR_B_D3

DDR_B_D28DDR_B_D27

DDR_B_DQS1 <8>DDR_B_DQS#1 <8>

DDR_B_DQS7 <8>DDR_B_DQS#7 <8>+0.6V_DDRB_VREFCA

+3VS+3VS

+3VS

+1.2V_VDDQ

+0.6V_DDRB_VREFCA

+0.6VS_VTT +2.5V

+0.6V_B_VREFDQ

+0.6V_DDRB_VREFCA+3VS

+1.2V_VDDQ

+0.6VS_VTT +2.5V

Title

RD202_0402_1%

CD45.1U_0402_16V7K

12

CD51.1U_0402_16V7K

12

@12

@

RD2224.9_0402_1%

DQ10 41DQ11 42DQ12 24DQ13 25DQ14 38DQ15 37

DQ16 50DQ17 49DQ18 62DQ19 63DQ2 20

DQ20 46DQ21 45DQ22 58DQ23 59

DQ24 70DQ25 71DQ26 83DQ27 84DQ28 66DQ29 67DQ3 21

DQ30 79DQ31 80

DQ32 174DQ33 173DQ34 187DQ35 186DQ36 170DQ37 169DQ38 183DQ39 182DQ4 4

DQ40 195DQ41 194DQ42 207DQ43 208DQ44 191DQ45 190DQ46 203DQ47 204

DQ48 216DQ49 215DQ5 3

DQ50 228DQ51 229DQ52 211DQ53 212DQ54 224DQ55 225

DQ56 237DQ57 236DQ58 249DQ59 250DQ6 16

DQ60 232DQ61 233DQ62 245DQ63 246

DQ7 17

DQ8 28DQ9 29DQS0#(C) 11DQS0(T) 13

DQS1#(C) 32DQS1(T) 34

DQS2#(C) 53DQS2(T) 55

DQS3#(C) 74DQS3(T) 76

DQS4#(C) 177DQS4(T) 179

DQS5#(C) 198DQS5(T) 200

DQS6#(C) 219DQS6(T) 221

DQS7#(C) 240DQS7(T) 242

12

@

RD170_0402_5%

CD550.022U_0402_16V7K

VTT 258VPP1 257VPP2 259VSS 99VSS 102VSS 103VSS 106VSS 107VSS 167VSS 168VSS 171VSS 172VSS 175VSS 176VSS 180VSS 181VSS 184VSS 185VSS 188VSS 189VSS 192VSS 193VSS 196VSS 197VSS 201VSS 202VSS 205VSS 206VSS 209VSS 210VSS 213VSS 214VSS 217VSS 218VSS 222VSS 223VSS 226VSS 227VSS 230VSS 231VSS 234VSS 235VSS 238VSS 239VSS 243VSS 244VSS 247VSS 248VSS 251VSS 252GND 261

12

2

Trang 25

Raptor: use 1060 sequence

NV Carter0822 : unstuff, ALERT# no function no need

FP_FUSE, change to GS7616 follow CRB

GPU_INV_PW M DGPU_ENVDD

DGPU_ENVDD

VGA_SMB_CK2

1.8VSDGPU_MAIN_EN

NVVDD_PSI VGA_SMB_CK2 GPIO12

GPIO28_OC_W ARN#

MEM_VREF GPU_EVENT#_D

GPIO12

NVVDD_VID

NVVDD_PSI FRAME_LOCK#

ALERT#

MEM_VREF GPU_GC6_FB_EN DGPU_PEX_RST#

GPU_GC6_FB_EN

PEX_CLKREQ#

GPU_INV_PW M GPIO26_FP_FUSE GPIO26_FP_FUSE_R

GPIO26_FP_FUSE GPU_GPIO20_FGC6

GPU_FB_EN_FGC6_AND_3V3

NVVDD1_PG

NV_PGOOD

1.35VSDGPU_PG NV_PGOOD

VRAM_VDD_CTL

VRAM_VDD_CTL VGA_I2CC_SDA

GPU_FB_EN_FGC6_AND GPU_GC6_FB_EN

GPU_GPIO20_FGC6

FRAME_LOCK#

1.8VSDGPU_MAIN_EN GPU_EVENT#_D

VGA_I2CC_SCL VGA_I2CC_SDA

+3VS +3VS

+1.8VSDGPU_AON

+1.8VSDGPU_AON +1.8VSDGPU_AON

Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

QG543A PJT138KA_SOT363-6

CG942 0.1U_0201_10V6K

NGPK@

1 2

VGA@

3 4

RG2878 100K_0201_5%

RG704 10K_0201_5%

VGA@

RG190 20K_0402_1%

NGPK@

1 2

RG29 100K_0201_5%

RG2852 10K_0201_5%

NGPK@

RG2783 100K_0201_5%

VGA@

G QG526B PJT138KA 2N SOT363-6

RG2853 100K_0201_5%

VGA@

DG18 RB751S40T1G_SOD523-2

VGA@

1 2

RG2845 10K_0201_5%

FGC6@

IN B 1

NGPK@

2 1

Source 3 Drain1

RG3 10K_0201_5%VGA@

VGA@

1 2

UG103 NL17SZ08DFT2G_SC70-5

NGPK@

IN B 1

RG3001 0_0402_5%

@

1 2

NGPK@

1 2

G QG545B PJT138KA_SOT363-6

RG517 10K_0201_5%

VGA@

@

1 2

RG2784 2.2K_0402_5% @

QG526A PJT138KA 2N SOT363-6

RG183 10K_0201_5%

NGPK@

RG504 1 VGA@ 2 10K_0201_5%

G D

S QG527 L2N7002LT1G_SOT23-3

VGA@

UV2 MC74VHC1G09DFT2G_SC70-5

VGA@

B Y

RG3007 100K_0201_5%

@

RG191 15K_0402_1%

RG2836 2.21K_0402_1%

VGA@

CG920 0.1U_0201_10V6K

NGPK@

1

2

NGPK@

1 2

RG794 100K_0201_5%

Source 3 Drain 1

RG2885 1 VGA@ 2 1K_0402_5%

12/22 MISC 1 UG9T

N18E-G3-ES-A1_FCBGA2228

@

NVJTAG_SEL BK23 JTAG_TRST_N BL24 JTAG_TDO BM24 JTAG_TDI BM23 BL23 JTAG_TMS JTAG_TCK BK24

ADC_IN_N BJ11 BJ9 ADC_IN

THERMDP BJ2 THERMDN BJ1

TS_VREF BF12 OVERT BG5

GPIO30 BB3 GPIO29 BA3 GPIO28 BB4 GPIO27BA4GPIO26BE7GPIO25BB2GPIO24BD5GPIO23BG3GPIO22 BB6 GPIO21 BA5 GPIO20 BE5 GPIO19BD4GPIO18BE3GPIO17BH1GPIO16BE2GPIO15 BG1 GPIO14 BG4 GPIO13 BB1 GPIO12 BE6 GPIO11 BH3 GPIO10BD3GPIO9BJ3GPIO8BH4GPIO7BD7GPIO6BD2GPIO5 BG2 GPIO4 BE1 GPIO3 BE4 GPIO2 BD1 GPIO1BB5GPIO0BD6

I2CB_SDABF8I2CB_SCLBG8I2CC_SDA I2CC_SCL BH9 BG9 I2CS_SDA I2CS_SCL BH8BJ8

@

1 2

G QG6B PJT138KA 2N SOT363-6

VGA@

6 1

QG6A PJT138KA 2N SOT363-6

VGA@

3 4

CG929 1U_0402_16V7K

NGPK@

1 2

RG3002 1 VGA@ 2 10K_0201_5%

VGA@

1 2

BAV70W _SOT323-3 DG28

FGC6@

2 1

RG501 1 VGA@ 2 100K_0201_5%

RG2851 10K_0201_5%

VGA@

1 2

RG2844 10K_0201_5%

@

1/22 PCI_EXPRESS UG9A

@

PEX_RX15_N BK42 BL42 PEX_RX15 PEX_TX15_N BG41 PEX_TX15 BH41 PEX_RX14_N BM42 PEX_RX14 BM41 PEX_TX14_N BG39 BF39 PEX_TX14 PEX_RX13_N BL41 PEX_RX13 BK41 PEX_TX13_N BE38BF38PEX_TX13 PEX_RX12_N BK39 BL39 PEX_RX12 PEX_TX12_N BH38 PEX_TX12 BG38 PEX_RX11_N BM39 PEX_RX11 BM38 PEX_TX11_N BG36 BF36 PEX_TX11 PEX_RX10_N BL38 PEX_RX10 BK38 PEX_TX10_N BE35 BF35 PEX_TX10 PEX_RX9_N BK36 BL36 PEX_RX9 PEX_TX9_N BH35 PEX_TX9 BG35 PEX_RX8_N BM36 PEX_RX8 BM35 PEX_TX8_N BG33 BF33 PEX_TX8 PEX_RX7_N BL35 PEX_RX7 BK35 PEX_TX7_N BE32 BF32 PEX_TX7 PEX_RX6_N BK33 BL33 PEX_RX6 PEX_TX6_N BH32 PEX_TX6 BG32 PEX_RX5_N BM33 PEX_RX5 BM32 PEX_TX5_N BG30 BF30 PEX_TX5 PEX_RX4_N BL32 PEX_RX4 BK32 PEX_TX4_N BE29 BF29 PEX_TX4 PEX_RX3_N BK30 BL30 PEX_RX3 PEX_TX3_N BH29 PEX_TX3 BG29 PEX_RX2_N BM30 PEX_RX2 BM29 PEX_TX2_N BG27 BF27 PEX_TX2 PEX_RX1_N BL29 PEX_RX1 BK29 PEX_TX1_N BE26 BF26 PEX_TX1 PEX_RX0_N BK27 BL27 PEX_RX0 PEX_TX0_N BH26 PEX_TX0 BG26 PEX_REFCLK_N BM27 PEX_REFCLK BM26 PEX_CLKREQ_N BL26 PEX_RST_N BK26 PEX_WAKE_N BK44

PEX_TERMP BL44

PEX_PLL_HVDD BB30

PEX_HVDD_11BD30PEX_HVDD_10BD27PEX_HVDD_9 BC32 PEX_HVDD_8 BC30 PEX_HVDD_7 BC29 PEX_HVDD_6 BC27 PEX_HVDD_5BC26PEX_HVDD_4BB32PEX_HVDD_3BB29PEX_HVDD_2BB27PEX_HVDD_1 BB26

PEX_CVDD_2BC33PEX_CVDD_1BB33PEX_DVDD_6 BD36 PEX_DVDD_5 BD33 PEX_DVDD_4 BC36 PEX_DVDD_3 BC35 PEX_DVDD_2 BB36 PEX_DVDD_1BB35

RG807 10K_0402_5%

VGA@

Gate 2

Source3Drain 1

RG2954 1 @ 2 10K_0201_5%

RG3005 100K_0201_5%

UC5

GS7616SC-R_SOT363-6

VIN1 6 VIN2 5

EN3VOUT22VOUT11VSS 4

CG928 0.22U_0402_16V7K

NGPK@

1 2

UG105 NL17SZ08DFT2G_SC70-5

NGPK@

IN B 1

RG34 100K_0201_5%

NGPK@

CG1180 1U_0402_16V7K

VGA@

1 2

VGA@

6 1

Trang 26

DP5_AUXNDP5_AUXP

VGA_CCG4_MASTER_SCLVGA_CCG4_MASTER_SDA

CCG4_MASTER_SCLCCG4_MASTER_SDA

DP4_TXP2 <42>DP4_TXN1 <42>DP4_TXP1 <42>

DP4_AUXN <42,43>

DP4_TXP3 <42>DP4_TXN3 <42>

Title

VGA@

34

RG2768100K_0402_5%

TXD3

TXD4

TXD5

TXD1TXD0TXCSCLSDA

TXD4

TXD2

TXCSCLSDA

TXD2TXD1TXD0

TXD2

TXCSCL

TXD1

SDA

TXD2TXD0

IFPA_L0 BG24IFPA_L0_N BF24IFPA_L1 BE23IFPA_L1_N BF23IFPA_L2 BH23IFPA_L2_N BG23IFPA_L3 BG21IFPA_L3_N BF21IFPA_AUX_SCL BG11IFPA_AUX_SDA_N BH11

VGA@

12

VGA@

12

VGA@

61

VGA@

61

TX1RX1DP

USB_L1 BA8USB_L1_N BA7USB_L0 BA2USB_L0_N BA1IFPF_L0 BL14IFPF_L0_N BK14IFPF_L1 BK12IFPF_L1_N BL12IFPF_L2 BM12IFPF_L2_N BM11IFPF_L3 BL11IFPF_L3_N BK11IFPF_AUX_SCL BM8IFPF_AUX_SDA_N BM9

VGA@

34

RG2838100K_0402_5%

VGA@

Trang 27

IFPCD_RSET

GPU_EDP_TXN0

GPU_EDP_TXP2GPU_EDP_TXN1GPU_EDP_TXN2

GPU_EDP_AUXNGPU_EDP_AUXP

GPU_EDP_TXP3

GPU_EDP_AUXNGPU_EDP_AUXP

Title

VGA@

RG2969100K_0402_5%

IFPCD_RSETBD20

VGA@

12

Trang 28

at the end of this trace (VRAM)

FBA_CMD26

FBA_CMD2

FBA_CMD18

FBB_CMD2 FBB_CMD18 FBB_CMD26

FBC_CMD2 FBC_CMD18 FBC_CMD26

FBD_CMD2 FBD_CMD18 FBD_CMD26

FBA_CMD2

FBA_CMD18

FBB_CMD2

FBB_CMD18 FBB_CMD1

FBD_WCK01 <36> FBD_WCK01# <36>

FBD_CLK0 <36> FBD_CLK0# <36> FBD_CLK1 <36> FBD_CLK1# <36>

FBD_WCKB23 <36> FBD_WCKB23# <36>

Title

VGA@

RG451 10K_0402_5%

VGA@

RG57 10K_0402_5%

UG9E

@

GND_0725 Y39 GND_0724 Y38 GND_0723 Y37 GND_0722 Y36 GND_0721 Y35 GND_0720 Y34 GND_0719 Y33 GND_0718 Y32 FBD_DQS_WP7 M5 FBD_DQS_WP6 U6 FBD_DQS_WP5 H2 FBD_DQS_WP4 E3 FBD_DQS_WP3 AF4 FBD_DQS_WP2 AA9 FBD_DQS_WP1 AG2AJ3FBD_DQS_WP0 FBD_DQM7 M9 FBD_DQM6 U5 FBD_DQM5 H3 FBD_DQM4 D3 FBD_DQM3 AD5 FBD_DQM2 AA7 FBD_DQM1 AG1 AJ1 FBD_DQM0 FBD_D63 L5 FBD_D62 L4 FBD_D61 L6 FBD_D60 L7 FBD_D59 P5 FBD_D58 P4 FBD_D57 R9 FBD_D56 P6 FBD_D55 U8 FBD_D54 R6 FBD_D53 R5 FBD_D52 U4 FBD_D51 V9 FBD_D50 V6 FBD_D49 V8 FBD_D48 V7 FBD_D47 H5 FBD_D46 H4 FBD_D45 F2 FBD_D44 F1 J2L8FBD_D43 FBD_D42 FBD_D41 J4 FBD_D40 J5 FBD_D39 C2 FBD_D38 C3 FBD_D37 D1 FBD_D36 D2 FBD_D35 F5 FBD_D34 F3 FBD_D33 E1 FBD_D32 F4 FBD_D31 AF3 FBD_D30 AF2 FBD_D29 AF8 FBD_D28 AF7 FBD_D27 AD6 AF6 FBD_D26 FBD_D25 AC6 FBD_D24 AD7 FBD_D23 AC4 FBD_D22 AC5 FBD_D21 AA5 FBD_D20 AA6Y4FBD_D19 FBD_D18 V5 FBD_D17 Y5 FBD_D16 Y6 FBD_D15 AG5 AJ6AJ5FBD_D14 FBD_D13 FBD_D12 AJ4 FBD_D11 AG7 FBD_D10 AG6 AF9 FBD_D9 FBD_D8 AG4 FBD_D7 AK7 FBD_D6 AK9 FBD_D5 AK6 FBD_D4 AK5 FBD_D3 AK3 FBD_D2 AK2 FBD_D1 AK4 FBD_D0 AK8

FBD_PLL_AVDD V11

FBD_WCKB67_NFBD_WCKB67M8M7 FBD_WCK67_N FBD_WCK67 P7P8FBD_WCKB45_NH6FBD_WCKB45 H7 FBD_WCK45_N FBD_WCK45 J7 J6 FBD_WCKB23_N FBD_WCKB23 AC8AC7FBD_WCK23_N FBD_WCK23 AD9 AD8 FBD_WCKB01_NAG9FBD_WCKB01 AG8 FBD_WCK01_N FBD_WCK01 AJ7AJ8

FBD_CLK1_NR7FBD_CLK1 R8 FBD_CLK0_N FBD_CLK0 Y7 Y8 FBD_DBG_RFU2 P9 FBD_DBG_RFU1AC9FBD_CMD35 J3 FBD_CMD34 AD3 FBD_CMD33U1FBD_CMD32 V4 FBD_CMD31 U2 FBD_CMD30U3FBD_CMD29 R3 FBD_CMD28R2FBD_CMD27R1FBD_CMD26 R4 FBD_CMD25 P1 FBD_CMD24P2FBD_CMD23 P3 FBD_CMD22 M3 FBD_CMD21 M2 FBD_CMD20 M1 FBD_CMD19M4FBD_CMD18 L1 FBD_CMD17 L2 FBD_CMD16L3FBD_CMD15 V1 FBD_CMD14 V2 FBD_CMD13V3FBD_CMD12 Y3 FBD_CMD11 Y2 FBD_CMD10Y1FBD_CMD9 AA4 FBD_CMD8 AA1 FBD_CMD7AA2FBD_CMD6 AA3 FBD_CMD5 AC3 FBD_CMD4AC2FBD_CMD3 AC1 FBD_CMD2 AD4 FBD_CMD1 AD1 FBD_CMD0 AD2

RG55 10K_0402_5%

VGA@

RG51 10K_0402_5%

FBC_PLL_AVDD L17

FBC_WCKB67_NFBC_WCKB67J24H24 FBC_WCK67_N FBC_WCK67 H23G23FBC_WCKB45_NF29FBC_WCKB45 E29 FBC_WCK45_N FBC_WCK45 H27 J27 FBC_WCKB23_N FBC_WCKB23 H14G14FBC_WCK23_N FBC_WCK23 G12 H12 FBC_WCKB01_NF9FBC_WCKB01 G9 FBC_WCK01_N FBC_WCK01 G8F8

FBC_CLK1_NJ21FBC_CLK1 H21 FBC_CLK0_N FBC_CLK0 F15 G15 FBC_DBG_RFU2 J23 FBC_DBG_RFU1J14FBC_CMD35 C24 FBC_CMD34 A9 FBC_CMD33D17FBC_CMD32 A17 FBC_CMD30B18FBC_CMD29 C18 FBC_CMD28C20FBC_CMD27B20FBC_CMD26 A20 FBC_CMD25 D20 FBC_CMD24A21FBC_CMD23 B21 FBC_CMD22 C21 FBC_CMD21 C23 FBC_CMD20 B23 FBC_CMD19A23FBC_CMD18 D23 FBC_CMD17 A24 FBC_CMD16B24FBC_CMD15 B17 FBC_CMD14 C17 FBC_CMD13C15FBC_CMD12 B15 FBC_CMD11 A15 FBC_CMD10D14FBC_CMD9 A14 FBC_CMD8 B14 FBC_CMD7C14FBC_CMD6 C12 FBC_CMD5 B12 FBC_CMD4A12FBC_CMD3 D11 FBC_CMD2 A11 FBC_CMD1 B11 FBC_CMD0 C11

AD47 AF48 AF47 AF46 FBA_D22 FBA_D21 FBA_D20 FBA_D19

AG49 AJ45 FBA_D18 FBA_D17

AG48AJ44FBA_D16

FBA_CLK1_NAK45FBA_CLK1 AK46 FBA_CLK0_N FBA_CLK0 AG46 AG45 FBA_DBG_RFU2 AN44 FBA_DBG_RFU1AA44FBA_CMD35 AR50 FBA_CMD34 Y50 FBA_CMD33AG52FBA_CMD32 AF49 FBA_CMD31 AG51 FBA_CMD30AG50FBA_CMD29 AJ50 FBA_CMD28AJ51FBA_CMD27AJ52FBA_CMD26 AJ49 FBA_CMD25 AK52 FBA_CMD24AK51FBA_CMD23 AK50 FBA_CMD22 AM50 FBA_CMD21 AM51 FBA_CMD20 AM52 FBA_CMD19AM49FBA_CMD18 AN52 FBA_CMD17 AN51 FBA_CMD16AN50FBA_CMD15 AF52 FBA_CMD14 AF51 FBA_CMD13AF50FBA_CMD12 AD50 FBA_CMD11 AD51 FBA_CMD10AD52FBA_CMD9 AC49 FBA_CMD8 AC52 FBA_CMD7AC51FBA_CMD6 AC50 FBA_CMD5 AA50 FBA_CMD4AA51FBA_CMD3 AA52 FBA_CMD2 Y49 FBA_CMD1 Y52 FBA_CMD0 Y51

FBB_PLL_AVDD L38

FBB_WCKB67_NFBB_WCKB67J46J47 FBB_WCK67_N FBB_WCK67 H46H47FBB_WCKB45_NM45FBB_WCKB45 M44 FBB_WCK45_N FBB_WCK45 L45 L46 FBB_WCKB23_N FBB_WCKB23 G41F41FBB_WCK23_N FBB_WCK23 H39 J39 FBB_WCKB01 G35 FBB_WCK01_N FBB_WCK01 H33J33

FBB_CLK1_NE47FBB_CLK1 F47 FBB_CLK0_N FBB_CLK0 G42 H42 FBB_DBG_RFU2 J41 FBB_DBG_RFU1J35FBB_CMD35 B50 FBB_CMD34 C35 FBB_CMD33A42FBB_CMD32 D41 FBB_CMD31 B42 FBB_CMD30C42FBB_CMD29 C44 FBB_CMD28B44FBB_CMD27A44FBB_CMD26 D44 FBB_CMD25 A45 FBB_CMD24B45FBB_CMD23 C45 FBB_CMD22 C47 FBB_CMD21 B47 FBB_CMD20 A47 FBB_CMD19D47FBB_CMD18 A48 FBB_CMD17 A49 FBB_CMD16B49FBB_CMD15 A41 FBB_CMD14 B41 FBB_CMD13C41FBB_CMD12 C39 FBB_CMD11 B39 FBB_CMD10A39FBB_CMD9 D38 FBB_CMD8 A38 FBB_CMD7B38FBB_CMD6 C38 FBB_CMD5 C36 FBB_CMD4B36FBB_CMD3 A36 FBB_CMD2 D35 FBB_CMD1 A35 FBB_CMD0 B35

FBB_WCKB01_NH35

RG49 10K_0402_5%

VGA@

RG56 10K_0402_5%

VGA@

RG54 10K_0402_5%

RG47 10K_0402_5%

VGA@

Trang 29

eagle HW reserved

N18E CRB probe circuit

1019 NV update change to 49.9

FBCAL_TERMFBCAL_GNDFBCAL_VDDQ

+NVVDD1+NVVDD1

@

FBVDDQ_87Y43 FBVDDQ_86Y42 FBVDDQ_85Y11 FBVDDQ_84Y10 FBVDDQ_83V43 FBVDDQ_82V42 FBVDDQ_81V10 FBVDDQ_80U43FBVDDQ_79U11FBVDDQ_78U10FBVDDQ_77R43FBVDDQ_76R42FBVDDQ_31AR43 FBVDDQ_30AR42 FBVDDQ_29AN43 FBVDDQ_28AM43 FBVDDQ_27AM42AK43 FBVDDQ_26FBVDDQ_25AK42 FBVDDQ_24AK11 FBVDDQ_23AK10AJ43 FBVDDQ_22FBVDDQ_21AJ42 FBVDDQ_20AJ11 FBVDDQ_19AJ10 FBVDDQ_18AG43FBVDDQ_17AG42FBVDDQ_16AG11FBVDDQ_15AG10FBVDDQ_14AF43 FBVDDQ_13AF10 FBVDDQ_12AD43 FBVDDQ_11AD42 FBVDDQ_10AD11 FBVDDQ_09AD10 FBVDDQ_08AC43 FBVDDQ_07AC42 FBVDDQ_06AC11 FBVDDQ_05AC10 FBVDDQ_04AA43 FBVDDQ_03AA42 FBVDDQ_02AA11 FBVDDQ_01AA10

FB_CAL_TERM_GND R45FB_CAL_PU_GND P44FB_CAL_PD_VDDQ R44FB_VREFP45FBVDDQ_SENSEE52FBVDDQ_75 R11FBVDDQ_74 R10FBVDDQ_73 P43FBVDDQ_72 P42FBVDDQ_71 P11FBVDDQ_70 P10FBVDDQ_69 M43FBVDDQ_68 M10FBVDDQ_67 L39FBVDDQ_66 L36FBVDDQ_65 L35FBVDDQ_64 L33FBVDDQ_63 L32FBVDDQ_62 L30FBVDDQ_61 L27FBVDDQ_60 L26FBVDDQ_59 L24FBVDDQ_58 L23FBVDDQ_57 L21FBVDDQ_56 L20FBVDDQ_55 L18FBVDDQ_54 L15FBVDDQ_53 L14FBVDDQ_52 K41FBVDDQ_51 K39FBVDDQ_50 K38FBVDDQ_49 K36FBVDDQ_48 K35FBVDDQ_47 K33FBVDDQ_46 K32FBVDDQ_45 K30FBVDDQ_44 K29FBVDDQ_43 K27FBVDDQ_42 K26FBVDDQ_41 K24FBVDDQ_40 K23FBVDDQ_39 K21FBVDDQ_38 K20FBVDDQ_37 K18FBVDDQ_36 K17FBVDDQ_35 K15FBVDDQ_34 K14FBVDDQ_33 K12FBVDDQ_32 AT43

22/22 VDD_3/3UG9M

@

VDD_464R22VDD_463R21VDD_462R20VDD_461R19VDD_460R18VDD_459R17VDD_458R16VDD_457R15VDD_456R14VDD_455R13VDD_454P40 VDD_453P13 VDD_452N40VDD_451N39VDD_450N38VDD_449N37VDD_448N36VDD_447N35VDD_446N34VDD_445N33VDD_444N32VDD_443N31VDD_442N30VDD_441N29VDD_440N28VDD_439N27VDD_438N26VDD_437N25VDD_436N24VDD_435N23VDD_434N22VDD_433N21VDD_432N20VDD_431N19VDD_430N18VDD_429N17VDD_428N16VDD_427N15VDD_426N14VDD_425N13VDD_424BM51VDD_423BM50VDD_422BM49VDD_421BM48VDD_420BM47BL52VDD_419VDD_418BL51VDD_417BL50VDD_416BL49VDD_415BL48VDD_414BL47VDD_413BL46VDD_412BK52 VDD_411BK51 VDD_410BK50 VDD_409BK49 VDD_408BK48 VDD_407BK47BJ52 VDD_406VDD_405BJ51 VDD_404BJ50 VDD_403BJ49 VDD_402BJ48 VDD_401BJ47 VDD_400BJ46 VDD_399BJ45 VDD_398BJ44 VDD_397BH52 VDD_396BH51 VDD_395BH50 VDD_394BH49 VDD_393BH48 VDD_392BH47 VDD_391BH45 VDD_390BH44 VDD_389BG52VDD_388BG51VDD_387BG50VDD_386BG49VDD_385BG48VDD_384BG47VDD_383BG46VDD_382BG45

VDD_544 Y40VDD_543 Y13VDD_542 W40VDD_541 W39VDD_540 W38VDD_539 W37VDD_538 W36VDD_537 W35VDD_536 W34VDD_535 W33VDD_534 W32VDD_533 W31VDD_532 W30VDD_531 W29VDD_530 W28VDD_529 W27VDD_528 W26VDD_527 W25VDD_526 W24VDD_525 W23VDD_524 W22VDD_523 W21VDD_522 W20VDD_521 W19VDD_520 W18VDD_519 W17VDD_518 W16VDD_517 W15VDD_516 W14VDD_515 W13VDD_514 V40VDD_513 V13VDD_512 U40VDD_511 U39VDD_510 U38VDD_509 U37VDD_508 U36VDD_507 U35VDD_506 U34VDD_505 U33VDD_504 U32VDD_503 U31VDD_502 U30VDD_501 U29VDD_500 U28VDD_499 U27VDD_498 U26VDD_497 U25VDD_496 U24VDD_495 U23VDD_494 U22VDD_493 U21VDD_492 U20VDD_491 U19VDD_490 U18VDD_489 U17VDD_488 U16VDD_487 U15VDD_486 U14VDD_485 U13VDD_484 T40VDD_483 T13VDD_482 R40VDD_481 R39VDD_480 R38VDD_479 R37VDD_478 R36VDD_477 R35VDD_476 R34VDD_475 R33VDD_474 R32VDD_473 R31VDD_472 R30VDD_471 R29VDD_470 R28VDD_469 R27VDD_468 R26VDD_467 R25VDD_466 R24VDD_465 R23

Trang 30

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

N18E-G3(6/8) Power,GND

Title

N18E-G3(6/8) Power,GND

Title

B19 GND_346

B16 GND_345

B13 GND_344B10B1 GND_343GND_342

AW46AW4 GND_330GND_329

AU29 GND_282

AU28 GND_281

AU27 GND_280

AU26 GND_279AU25 GND_278

AT52 GND_263

AT51AT5 GND_262GND_261

AC28 VDD_045

AC27 VDD_044

AC26 VDD_043

AC25 VDD_042AC24 VDD_041

@

NC_3 BM45NC_2 BM44NC_1 BD24

1V8_AON_3 BC141V8_AON_2 BB141V8_AON_1 BA10

FP_FUSE_SRC

BD14

15/22 GND_1/3UG9F

AH2 GND_114

AH10 GND_113

AG44 GND_112AG34 GND_111

AG33 GND_110

AG32 GND_109

AG31 GND_108

AG30 GND_107AG3 GND_106

AD14AB8 GND_045GND_044

AB6 GND_043

AB51 GND_042AB49 GND_041

AB47 GND_040

AB45 GND_039

AB43AB4 GND_038GND_037

A50 GND_005

A32A3 GND_004GND_003

A29 GND_002

A26A2 GND_001

GND_F BC24GND_480 BL34GND_237 AR19GND_236 AR18GND_235 AR17GND_234 AR16GND_233 AR15GND_232 AR14GND_231 AP8GND_230 AP6GND_229 AP51GND_228 AP49GND_227 AP47GND_226 AP45GND_225 AP43GND_224 AP4GND_223 AP2GND_222 AP10GND_221 AN8GND_220 AN5GND_219 AN4GND_218 AN39GND_217 AN38GND_216 AN37GND_215 AN36GND_214 AN35GND_213 AN34GND_212 AN33GND_211 AN32GND_210 AN31GND_209 AN30GND_208 AN29GND_207 AN28GND_206 AN27GND_205 AN26GND_204 AN25GND_203 AN24GND_202 AN23GND_201 AN22GND_200 AN21GND_199 AN20GND_198 AN19GND_197 AN18GND_196 AN17GND_195 AN16GND_194 AN15GND_193 AN14GND_192 AM9GND_191 AM4GND_190 AL8GND_189 AL6GND_188 AL51GND_187 AL49GND_186 AL47GND_185 AL45GND_184 AL43GND_183 AL4GND_182 AL39GND_181 AL38GND_180 AL37GND_179 AL36GND_178 AL35GND_177 AL34GND_176 AL33GND_175 AL32GND_174 AL31GND_173 AL30GND_172 AL29GND_171 AL28GND_170 AL27GND_169 AL26GND_168 AL25GND_167 AL24GND_166 AL23GND_165 AL22GND_164 AL21GND_163 AL20GND_162 AL2GND_161 AL19GND_160 AL18GND_159 AL17GND_158 AL16GND_157 AL15GND_156 AL14GND_155 AL10GND_154 AK47GND_153 AK44GND_152 AK1GND_151 AJ9GND_150 AJ39GND_149 AJ38GND_148 AJ37GND_147 AJ36GND_146 AJ35GND_145 AJ34GND_144 AJ33GND_143 AJ32GND_142 AJ31GND_141 AJ30GND_140 AJ29GND_139 AJ28GND_138 AJ27GND_137 AJ26GND_136 AJ25GND_135 AJ24GND_134 AJ23GND_133 AJ22GND_132 AJ21GND_131 AJ20GND_130 AJ2GND_129 AJ19GND_128 AJ18GND_127 AJ17GND_126 AJ16GND_125 AJ15GND_124 AJ14GND_123 AH8GND_122 AH6

N2 GND_585

N10M6 GND_584GND_583

M52K8 GND_582GND_581

K19 GND_566

K16 GND_565

K13J52 GND_564GND_563

G6 GND_543

G51 GND_542

G49 GND_541

G47G4 GND_540GND_539

G38G2 GND_538GND_537

F28 GND_526

F25 GND_525

F22 GND_524

F21 GND_523F19 GND_522

C33 GND_489

C29C1 GND_488GND_487

BM3 GND_486

BM2BL7 GND_485GND_484

BL5 GND_483

BL43 GND_482

BL40

GND_726 Y9GND_693 W43GND_692 W4GND_691 W2GND_690 W10GND_689 V52GND_688 V49GND_687 V39GND_686 V38GND_685 V37GND_684 V36GND_683 V35GND_682 V34GND_681 V33GND_680 V32GND_679 V31GND_678 V30GND_677 V29GND_676 V28GND_675 V27GND_674 V26GND_673 V25GND_672 V24GND_671 V23GND_670 V22GND_669 V21GND_668 V20GND_667 V19GND_666 V18GND_665 V17GND_664 V16GND_663 V15GND_662 V14GND_661 U9GND_660 U7GND_659 T8GND_658 T6GND_657 T51GND_656 T49GND_655 T47GND_654 T45GND_653 T43GND_652 T4GND_651 T39GND_650 T38GND_649 T37GND_648 T36GND_647 T35GND_646 T34GND_645 T33GND_644 T32GND_643 T31GND_642 T30GND_641 T29GND_640 T28GND_639 T27GND_638 T26GND_637 T25GND_636 T24GND_635 T23GND_634 T22GND_633 T21GND_632 T20GND_631 T2GND_630 T19GND_629 T18GND_628 T17GND_627 T16GND_626 T15GND_625 T14GND_624 T10GND_623 R52GND_622 R49GND_621 P51GND_620 P39GND_619 P38GND_618 P37GND_617 P36GND_616 P35GND_615 P34GND_614 P33GND_613 P32GND_612 P31GND_611 P30GND_610 P29GND_609 P28GND_608 P27GND_607 P26GND_606 P25GND_605 P24GND_604 P23GND_603 P22GND_602 P21GND_601 P20GND_600 P19GND_599 P18GND_598 P17GND_597 P16GND_596 P15GND_595 P14GND_594 N8GND_593 N6GND_592 N51

Trang 31

PU 100kOhm

PD 10kOhm PD

100kOhm PU

PD 100kOhm

XTALOUTBUFF_R

GPU_BUFRST#

ROM_SIROM_SCLKROM_CS#

ROM_SO

STRAP5STRAP4

STRAP3STRAP2

STRAP1STRAP0

ROM_SO_R

ROM_SCLK_RROM_SI_R

ROM_SCLKROM_SI

BM5 STRAP2

BM4BL4 STRAP1STRAP0

BL3

BUFRST_N BF9

ROM_SCLK BK3ROM_SO BK4ROM_SI BK2ROM_CS_N BJ4

RG78100K_0402_1%

X76@

RG93100K_0402_1%

@

T63PAD~D

@

RG86100K_0402_1%

@

RG98100K_0201_5%

VGA@

RG82100K_0402_1%

X76@

RG10110K_0402_5%

VGA@

RG94100K_0402_1%

@

RG8510K_0402_5%

VGA@

NC

2

3 31

1

NC

4

CG66.1U_0402_16V7K

VGA@

RG199330_0402_1%

VGA@

RG7410K_0402_5%

VGA@

RG7733_0402_5%

VGA@

CG7515P_0402_50V8J

VGA@

12

RG92100K_0402_1%

VGA@

RG95100K_0402_1%

@

CG7615P_0402_50V8J

VGA@

12

VGA@

RG760_0402_5%

VGA@

RG2882100K_0402_1%

@

RG7533_0402_5%

VGA@

RG89100K_0402_1%

VGA@

RG91100K_0402_1%

VGA@

RG84100K_0402_1%

@

Trang 32

Title

NVHS_PLL_HVDDAN9

Trang 33

FBA_W CK01 FBA_W CK01#

SNN_FBAL_TCK_M SNN_FBAL_TDI_M SNN_FBAL_TDO_M

FBA_CMD15 FBA_CMD1 FBA_CMD7 FBA_CMD3

FBA_CMD7 FBA_CMD11 FBA_CMD3

SNN_FBAL_RFU_A_M

FBA_CMD31 FBA_CMD23 FBA_CMD17 FBA_CMD27

SNN_FBAU_TCK SNN_FBAU_TDI SNN_FBAU_TMS

FBA_W CKB67#

FBA_W CKB67 SNN_FBAU_RFU_B

+FBA_VREFC FBA_W CK67#

FBA_W CK67 FBA_W CK45#

FBA_CMD30 FBA_CMD17

FBA_W CKB01#

FBA_W CKB01

FBA_W CKB23 FBA_W CKB23#

+1.35VSDGPU +1.35VSDGPU

180-BALL SGRAM GDDR6 UG1

K4Z80325BC-HC14_FBGA180~D

X76@

CKE#_A G10 CK J10 CK#

K10

ZQ_B K14

RESET#

J1

WCK#_A D5 WCK_B R11 WCK#_B R10 WCK_A D4

CABI#_A J5 CABI#_B K5

DBI0#_A D2 DBI0#_B R2 DBI1#_A D13 DBI1#_B R13

VREFC K1

VDDQ1 C1 VDDQ2E1VDDQ3H1VDDQ4L1VDDQ5P1VDDQ6 T1 VDDQ7 J2 VDDQ8 K2 VDDQ9 C4 VDDQ10 F4 VDDQ11N4VDDQ12T4VDDQ13B5VDDQ14U5VDDQ15B10VDDQ16 U10 VDDQ17 C11 VDDQ18 F11 VDDQ19 N11 VDDQ20T11VDDQ21J13VDDQ22K13VDDQ23C14VDDQ24 E14 VDDQ25 H14 VDDQ26 L14 VDDQ27 P14 VDDQ28T14

VSS1 B1 VSS2 D1 VSS3 F1 VSS4 G1 VSS5 M1 VSS6 N1 VSS7 R1 VSS8 U1 VSS9 A2 VSS10 V2 VSS11 C3 VSS12 D3 VSS13 F3 VSS14 G3 VSS15 M3 VSS16 N3 VSS17 R3 VSS18 T3 VSS19 A4 VSS20 E4 VSS21 H4 VSS22 L4 VSS23 P4 VSS24 V4 VSS25 C5 VSS26 T5 VSS27 C10 VSS28 T10 VSS29 A11

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ4_B P3 DQ5_B P2 DQ6_AF2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ14_B N13 DQ15_AG13

DQ15_B M13

EDC0_A C2 EDC0_B T2 EDC1_A C13 EDC1_B T13

TCK N5 TDI F10 TDO N10 TMS F5

VSS30 E11 VSS31 H11 VSS32 L11 VSS33 P11 VSS34 V11 VSS35 C12 VSS36 D12 VSS37 F12 VSS38 G12 VSS39 M12 VSS40 N12 VSS41 R12 VSS43 A13 VSS42 T12 VSS44 V13 VSS45 B14 VSS46 D14 VSS47 F14 VSS48 G14 VSS49 M14 VSS50 N14 VSS51 R14 VSS52 U14

WCK0_t_B,NCR4

WCK1_t_A,NCD11RFU_B,NC M5 RFU_A,NC G5 WCK0_c_B,NC R5

WCK1_c_A,NCD10

VDD1A1VDD2V1VDD3 H2 VDD4 L2 VDD5 E5 VDD6 P5 VDD7 E10 VDD8P10VDD9H13VDD10L13VDD11A14VDD12V14VPP1 A5 VPP2V5VPP3A10VPP4V10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA4_BL5CA5_BL10CA6_AJ12

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

RG111 931_0402_1%

X76@

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

RG110 549_0402_1%

QG2 LBSS139W T1G_SC70-3

Trang 34

Close to DRAM

around DRAM Right under DRAM

FBB_CMD15 FBB_CMD1 FBB_CMD7 FBB_CMD3

SNN_FBBL_TCK_M SNN_FBBL_TDI_M SNN_FBBL_TDO_M

FBB_CMD7 FBB_CMD11 FBB_CMD3

FBB_W CKB23 FBB_W CKB23#

SNN_FBBL_RFU_A_M

+FBB_VREFC

FBB_W CK23 FBB_W CK23#

FBB_CMD31 FBB_CMD23 FBB_CMD17 FBB_CMD27

SNN_FBBU_TCK SNN_FBBU_TDI SNN_FBBU_TMS

FBB_W CKB67#

FBB_W CKB67 SNN_FBBU_RFU_B

+FBB_VREFC FBB_W CK67#

RG121 549_0402_1%

X76@

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

@

1 2

X76@

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

Trang 35

Close to DRAM

FBC_CMD15 FBC_CMD1 FBC_CMD7 FBC_CMD3

SNN_FBCL_TCK_M SNN_FBCL_TDI_M SNN_FBCL_TDO_M

FBC_CMD7 FBC_CMD11 FBC_CMD3

FBC_W CKB23 FBC_W CKB23#

SNN_FBCL_RFU_A_M

+FBC_VREFC

FBC_W CK23 FBC_W CK23#

FBC_CMD31 FBC_CMD23 FBC_CMD17 FBC_CMD27 SNN_FBCU_TCK

SNN_FBCU_TDO SNN_FBCU_TDI SNN_FBCU_TMS

FBC_W CKB45#

FBC_W CKB67 SNN_FBCU_RFU_B

+FBC_VREFC FBC_W CK67#

X76@

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

X76@

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

VSS30 E11 VSS31 H11 VSS32 L11 VSS33 P11 VSS34 V11 VSS35 C12 VSS36 D12 VSS37 F12 VSS38 G12 VSS39 M12 VSS40 N12 VSS41 R12 VSS43 A13T12VSS42 VSS44 V13 VSS45 B14 VSS46 D14 VSS47 F14 VSS48 G14 VSS49 M14 VSS50 N14 VSS51 R14 VSS52 U14

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

@

1 2

RG132 549_0402_1%

Trang 36

Close to DRAM

FBD_CMD15 FBD_CMD1 FBD_CMD7 FBD_CMD3

SNN_FBDL_TCK_M SNN_FBDL_TDI_M SNN_FBDL_TDO_M

FBD_CMD7 FBD_CMD11 FBD_CMD3

FBD_W CKB23 FBD_W CKB23#

SNN_FBDL_RFU_A_M

+FBD_VREFC

FBD_W CK23 FBD_W CK23#

FBD_CMD31 FBD_CMD23 FBD_CMD17 FBD_CMD27 SNN_FBDU_TCK

SNN_FBDU_TDO SNN_FBDU_TDI SNN_FBDU_TMS

FBD_W CKB45#

FBD_W CKB67 SNN_FBDU_RFU_B

+FBD_VREFC FBD_W CK67#

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

K10

ZQ_B K14

RESET#

J1

VREFC K1

DQ0_A B4 DQ1_A A3

DQ1_BV3DQ2_A B3

DQ2_B U3 DQ3_A B2

DQ3_B U2

DQ4_A E3 DQ5_AE2

DQ6_BN2DQ7_AG2

DQ7_BM2DQ8_AB11

DQ8_BU11DQ9_AA12

DQ9_BV12DQ10_A B12

DQ10_BU12DQ11_A B13

DQ11_B U13 DQ12_A E12

DQ12_B P12 DQ13_A E13

DQ13_B P13 DQ14_A F13

DQ15_B M13

VSS30 E11 VSS31 H11 VSS32 L11 VSS33 P11 VSS34 V11 VSS35 C12 VSS36 D12 VSS37 F12 VSS38 G12 VSS39 M12 VSS40 N12 VSS41 R12 VSS43 A13T12VSS42 VSS44 V13 VSS45 B14 VSS46 D14 VSS47 F14 VSS48 G14 VSS49 M14 VSS50 N14 VSS51 R14 VSS52 U14

WCK0_t_B,NCR4

WCK1_c_A,NCD10

DQ0_BU4

ZQ_A J14

CA0_AH3

CA0_B L3 CA1_AG11

CA1_B M11 CA2_A G4

CA2_B M4 CA3_A H12

CA3_B L12

CA4_A H5 CA5_AH10

CA6_BK12CA7_AJ11

CA7_BK11CA8_AJ4

CA8_BK4CA9_AJ3

CA9_B K3

CKE#_B M10

RG156 931_0402_1%

Trang 37

3VSDGPU_EN_GC6

3VSDGPU_EN_GC6#

1.8VSDGPU_MAIN_EN3V3_FGC61.8VSDGPU_MAIN_EN3V3

1.8VSDGPU_MAIN_EN

GPU_FB_EN_FGC6_AND_3V3

3VSDGPU_EN_GC6

GC6_FB_EN3V33VSDGPU_EN_R_3V3

3VSDGPU_EN_GC6

1.8VSDGPU_MAIN_EN3V3DGPU_PWR_EN

3VSDGPU_EN_3V3 3VSDGPU_EN_R_3V3

1.8VSDGPU_MAIN_EN3V3_FGC61.8VSDGPU_MAIN_EN3V3

VGA@

CG3190.1U_0201_10V6K

VGA@

CG28401U_0201_6.3V6M

VGA@

12

VGA@

RG3008100K_0402_1%

VGA@

BAV70W_SOT323-3DG8

NGPK@

231

VGA@

CG9360.1U_0201_10V6K

2

CG3150.1U_0201_10V6K

NGPK@

1

2

G S DQG20BPJT138KA_SOT363-6

RG277824.9K_0402_1%

NGPK@

RG2846100K_0402_5%

VIN27

BAV70W_SOT323-3DG26

NGPK@

231

G S D

QG540BPJT138KA_SOT363-6

FGC6@

231

S

G D

QG18APJT138KA_SOT363-6

NGPK@

RG28471_0603_5%

VGA@

RG193100K_0402_5%

VGA@

GDS

QG19B2N7002KDW_SOT363-6

Trang 38

Camera

Place closed to JEDP1

FOR VGA OUTPUT

From GPU

To EC

For TS

For Camera

For Gsensor

Raptor Raptor

0809, NV suggest to use dGPU directly control,default use EC

eDP RD SUB, Camera

10k PD on GPU side

Gsensor use ISH path for PVT

USB20_P5_CAMERAUSB20_N5_CAMERAUSB20_N5

USB20_P5

DMIC_CLK_RDMIC_DATA_R

EDP_AUXN_CEDP_AUXP_CENBKL

DGPU_INV_PW M

USB20_P6USB20_N6

EDP_BKL_PW MBKOFF_R#

EDP_TXN3EDP_TXN2EDP_TXP2

EDP_TXP1EDP_TXN1

EDP_TXP0EDP_TXN0

EDP_BKL_PW M

G_SCL_R

DGPU_ENBKLDGPU_INV_PW M

EDP_BKL_PW M

EDP_AUXN_CEDP_AUXP_CGPU_EDP_AUXN

GPU_EDP_AUXP

EDP_AUXN_CEDP_AUXP_C

DGPU_ENVDD_R

EDP_HPD_RDGPU_ENVDD

G_SCL_R

G_SDA_RG_SCL

G_SDA

BKOFF_R#

USB20_N5_CAMERA

DMIC_CLK_RTS_EN

ISH_I2C0_SCL

G_SDAG_SCL

EC_SMB_DA2

G_SCLG_SDA

+3VS

+LCDVDD+3VS

+3VS

+5VS

+TS_PW R+3VS

+INVPW R_B+

+LCDVDD

+TS_PW R+3VS_PANEL

+3VS

+3V_eDPRD+3VS

+3VS_PANEL+3VS_PANEL

+3VS_PANEL

Title

CX40.1U_0201_10V6K

@1

16VR_GND14

LCD_B_CLK-VR_SRC5BATT_YELLOW_LED3

GND1

23

LVDS_B0-LVDS_B2+

18

VR_GND13

GND24LVDS_A_CLK+

25GND27LVDS_A2-29LVDS_A1+

30

LCD_VDD38EDID_CLK35V_EDID37LVDS_A0-33

VR_SRC6

LCD_B_CLK+

15VR_GND12

BREATH_WHITE_LED4

BATT_WHITE_LED2

21LVDS_B0+

LVDS_B1-22

GND17LVDS_B2-19LVDS_B1+

20

26

LVDS_A_CLK-LVDS_A2+

28

31LVDS_A0+

LVDS_A1-32

LCD_VDD39BIST36EDID_DATA34

CONNTST40

9CONNTST_GND11

RX518100K_0402_5%

EMC@

1

2

RX1100K_0402_5%

@

RX51610K_0402_5%

DX1YSLC05CH_SOT23-3

XEMC@

Trang 39

A OE#

A=B1 B1

S L L H H L

X

B2 Z

A=B2 NC

0:DP 1:HDMI

DP0_TXN2_C

DP0_TXP3_CDP0_TXN3_CDP0_TXP2_C

DP0_TXN1_CDP0_TXP1_C

DP0_TXN0_CDP0_TXP0_CDP0_HPD

SUSP#

DP0_AUXP_CDP0_AUXN_C

DP_CA_DET

DP0_AUXP_C_SWDP0_AUXN_C_SWDP0_AUXN_PROT

DP0_AUXP_PROT

DP_CA_DETDP0_HPD

DP0_AUXN_PROT

DP0_AUXP_PROTDP0_AUXP

Title

EBC

Q46MMBT3904_SOT23-3

LANE2_N9

AUX_CH_P15

LANE2_P7

LANE3_N12

LANE1_N6

LANE3_P10

LANE1_P4

LANE0_N3

LANE0_P1

HOT PLUG18

12

EBC

Q45MMBT3904_SOT23-3

GD

S

QY3B2N7002KDW _SOT363-6

34

C27760.01U_0402_16V7K

61

@

Trang 40

P/N: SC300002900, S DIO(BR) AZC199-04S.R7G SOT23-6 ESD

Raptor, follow eagle and 1060 MP 2.2K Raptor

to GPU

to PCH

change PN follow USB3

HDMI_R_CLKNHDMI_R_CLKP

HDMI_R_TX_P0HDMI_R_TX_N0

HDMI_R_TX_P1HDMI_R_TX_N1

HDMI_R_TX_N2HDMI_R_TX_P2

HDMI_CLKPHDMI_TX_N0HDMI_TX_P0

HDMI_TX_N1HDMI_TX_P1HDMI_TX_N2HDMI_TX_P2

GPU_DP2_CTRL_DATHDMI_R_TX_N0

HDMI_R_TX_P0

HDMI_HPD

HDMI_CTRL_CLK

HDMI_CTRL_DAT

HDMI_TX_P2HDMI_TX_N2

HDMI_CLKNHDMI_TX_P0HDMI_TX_N0HDMI_TX_P1HDMI_CLKP

HDMI_TX_N1

HDMI_R_CLKPHDMI_R_CLKN

HDMI_HPDHDMI_HPD_GPU#

HDMI_HPD

HDMI_R_CLKPHDMI_R_CLKN

Title

VDD5

I/O34

RY11100K_0402_5%

QY1APJT138KA_SOT363-6

34

CY230.1U_0201_10V6K

1

2

CY263.3P_0402_50V8

61

RY2410K_0402_5%

6

2

7

98

6

2

7

98

3

S D

QY1BPJT138KA_SOT363-6

61

GD

S

QY2B2N7002KDW _SOT363-6

5

GDS

QY5L2N7002LT1G_SOT23-3

Tiêu đề	Compal EH78F MB Schematic Document
Trường học	Compal Electronics, Inc.
Thể loại	Tài liệu kỹ thuật
Năm xuất bản	2019
Thành phố	Taipei

Định dạng
Số trang	102
Dung lượng	2,63 MB