1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Lecture VLSI Digital signal processing systems: Chapter 5 - Keshab K. Parhi

13 41 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Định dạng
Số trang 13
Dung lượng 54,44 KB

Các công cụ chuyển đổi và chỉnh sửa cho tài liệu này

Nội dung

Lecture VLSI Digital signal processing systems - Chapter 5 discuss the unfolding. The main contents of this chapter include: Algorithm for unfolding, applications of unfolding, sample period reduction, parallel processing,... Inviting you refer.

Trang 1

Chapter 5: Unfolding

Keshab K Parhi

Trang 2

• Unfolding ≡ Parallel Processing

2D

A0àB0=> A2àB2=> A4àB4=>…

A1àB1=> A3àB3=> A5àB5=>…

2 nodes & 2 edges

T∞= (1+1)/2 = 1ut

2-unfolded

D

D

0,2,4,…

1,3,5,…

4 nodes & 4 edges

T∞= 2/2 = 1ut

T’

∞= 2ut

T’

∞= 2ut

In a ‘J’ unfolded system each delay is J-slow => if input to a delay element

is the signal x(kJ + m), the output is x((k-1)J + m) = x(kJ + m – J)

Trang 3

• Algorithm for unfolding:

Ø For each node U in the original DFG, draw J node U 0 , U 1 ,

U 2 ,…, U J-1

Ø For each edge U V with w delays in the original DFG, draw the J edges U i V (i + w)%J with (i+w)/Jdelays for i

= 0, 1, …, J-1.

U3

U2

U1

V3

V2

V1

V0 9D

9D

9D

10D

ØUnfolding of an edge with w delays in the original DFG

produces J-w edges with no delays and w edges with 1delay in

J unfolded DFG for w < J.

ØUnfolding preserves precedence constraints of a DSP

program

w = 37

⇒(i+w)/4 = 9, i = 0,1,2

=10, i = 3

Trang 4

Properties of unfolding :

Ø Unfolding preserves the number of delays in a DFG.

This can be stated as follows:

w/J + (w+1)/J + … + (w + J - 1)/J= w

Ø J-unfolding of a loop l with w l delays in the original DFG leads to gcd(w l , J) loops in the unfolded DFG, and each

of these gcd(w l , J) loops contains w l / gcd(w l , J) delays and J/ gcd(w l , J) copies of each node that appears in l.

Ø Unfolding a DFG with iteration bound T ∞ results in a J-unfolded DFG with iteration bound JT

U

T

V

D

U0

U1

U2

V0

V1

V2

T0

T1

T2

2D 2D

2D D

2D 3-unfolded

DFG

Trang 5

• Applications of Unfolding

Ø Sample Period Reduction

Ø Parallel Processing

• Sample Period Reduction

Ø Case 1 : A node in the DFG having computation time greater than T∞.

Ø Case 2 : Iteration bound is not an integer.

Ø Case 3 : Longest node computation is larger

than the iteration bound T∞, and T∞ is not an

integer.

Trang 6

Case 1 :

ØThe original DFG cannot

have sample period equal to

the iteration bound

because a node computation

time is more than iteration

bound

Ø If the computation time of a node ‘U’, tu, is greater than the iteration bound T∞, then tu/T ∞ - unfolding should be used

Ø In the example, tu = 4, and T∞ = 3, so 4/3 - unfolding i.e., unfolding is used

Trang 7

• Case 2 :

ØThe original DFG cannot

have sample period equal

to the iteration bound

because the iteration

bound is not an integer

ØIf a critical loop bound is of the form tl/wl where tl and wl

are mutually co-prime, then wl-unfolding should be used

ØIn the example tl = 60 and wl = 45, then tl/wl should be

written as 4/3 and 3-unfolding should be used

•Case 3 : In this case the minimum unfolding factor that allows the iteration period to equal the iteration bound is the min

value of J such that JT ∞ is an integer and is greater than the longest node computation time

Trang 8

• Parallel Processing :

Ø Word- Level Parallel Processing

Ø Bit Level Parallel processing

vBit-serial processing

vBit-parallel processing

vDigit-serial processing

Trang 9

• Bit-Level Parallel Processing

Bit-parallel

a0

a1

a2

a3

b0

b1

b2

b3

Bit-serial

a3 a2 a1 a0 b3 b2 b1 b0

Digit-Serial (Digit-size = 2)

a2 a0

a3 a1

b2 b0

b3 b1

Bit-serial

a3 a2 a1 a0

4l+1,2,3 4l+0

0

Trang 10

• The following assumptions are made when

unfolding an edge U → V :

Ø The wordlength W is a multiple of the unfolding factor J, i.e W = W’J

Ø All edges into and out of the switch have no delays

• With the above two assumptions an edge U → V can

be unfolded as follows :

Ø Write the switching instance as

Wl + u = J( W’l + u/J ) + (u%J)

Ø Draw an edge with no delays in the unfolded graph from the node Uu%J to the node Vu%J, which is switched at time instance ( W’l + u/J )

Trang 11

Example :

12l + 1, 7, 9, 11

4l + 3

4l + 0,2 4l + 3

Unfolding by 3

To unfold the DFG by J=3, the switching instances are as follows

12l + 1 = 3(4l + 0) + 1 12l + 7 = 3(4l + 2) + 1 12l + 9 = 3(4l + 3) + 0 12l + 11 = 3(4l + 3) + 2

Trang 12

• Unfolding a DFG containing an edge having a switch and a

positive number of delays is done by introducing a dummy

node

A

B

C

2D 6l + 1, 5

6l + 0, 2, 3, 4

A B

C

D 2D 6l + 1, 5

6l + 0, 2, 3, 4

Inserting Dummy node

A0

A1

A2

D1

D0

D2

B1

C0

2l + 0 2l + 1

2l + 0

2l + 1 2l + 1

D

D

B0

A2

B1

B2

C0

C1

2l + 1 2l + 0

Trang 13

• If the word-length, W, is not a multiple of the

unfolding factor, J, then expand the switching

instances with periodicity lcm(W,J)

• Example: Consider W=4, J=3 Then lcm(4,3) = 12 For this case, 4l = 12l + {0,4,8), 4l+1 = 12l + {1,5,9}, 4l+2 = 12l + {2,6,10}, 4l+3 = 12l + {3,7,11} All new

switching instances are now multiples of J=3.

Ngày đăng: 13/02/2020, 00:50

TỪ KHÓA LIÊN QUAN