Regs L1 L2 unified cache Core 0 Regs L1 L2 unified cache Core 3 … L3 unified cache shared by all cores Main memory Processor package.
Trang 1¢
¢
¢
¢
¢
Trang 2s
Trang 3s
•
•
•
•
Trang 4s
Trang 70 1 2 7
Trang 80 1 2 7
Trang 90 1 2 7
•
•
Trang 10¢
§
¢
§
§
§
§
§
¢
§
Trang 11¢
§
¢
Trang 12¢
§
¢
§
¢
§
¢
§
§
Trang 13Regs
L1
L2 unified cache
Core 0
Regs
L1
L2 unified cache
Core 3
…
L3 unified cache (shared by all cores)
Main memory Processor package