DATA SHEET IC SO 74HC151, 74LS192, 74LS193 ...

Danh sách DATA SHEET các IC 74HC151, 74LS1389, 74LS192_2, 74LS193, 74LS194, 7400, 7408, 7476, 7492, 7493, 74138, 74139, 74151, 74164, 74247, cd4511b, dm74ls32, 7404, sn54ls04sp, sn54ls93, sn74ls247, sn5476.

Trang 1

September 1983 Revised February 1999

The MM74HC151 high speed Digital multiplexer utilizes

advanced silicon-gate CMOS technology Along with the

high noise immunity and low power dissipation of standard

CMOS integrated circuits, it possesses the ability to drive

10 LS-TTL loads The MM74HC151 selects one of the 8

data sources, depending on the address presented on the

A, B, and C inputs It features both true (Y) and

comple-ment (W) outputs The STROBE input must be at a low

logic level to enable this multiplexer A high logic level at

the STROBE forces the W output HIGH and the Y output

LOW.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground.

Features

■ Typical propagation delay data select to output Y: 26 ns

■ Wide operating supply voltage range: 2–6V

■ Low input current: 1 µA maximum

■ Low quiescent supply current: 80 µA maximum (74HC)

■ High output drive current: 4 mA minimum

MM74HC151M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow MM74HC151SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

MM74HC151MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC151N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Trang 2

Logic Diagram

Trang 3

MM74HC151 Absolute Maximum Ratings(Note 1)

(Note 2)

Recommended Operating Conditions

Note 1: Absolute Maximum Ratings are those values beyond which

dam-age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground Note 3: Power Dissipation temperature derating — plastic “N” package: −

12 mW/ ° C from 65 ° C to 85 ° C.

DC Electrical Characteristics (Note 4)

Note 4: For a power supply of 5V ± 10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V Thus the 4.5V values should be used when designing with this supply Worst case VIH and VIL occur at VCC = 5.5V and 4.5V respectively (The VIH value at 5.5V is 3.85V.) The worst case leakage current (IIN, ICC, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Supply Voltage (VCC) −0.5 to +7.0V

DC Input Voltage (VIN) −1.5 to V CC +1.5V

DC Output Voltage (VOUT) −0.5 to V CC +0.5V

Clamp Diode Current (IIK, IOK) ±20 mA

DC Output Current, per pin (IOUT) ±25 mA

DC VCC or GND Current, per pin (ICC) ±50 mA

Storage Temperature Range (TSTG) −65°C to +150°C

VOH Minimum HIGH Level VIN = VIH or VIL

VOL Maximum LOW Level VIN = VIH or VIL

Trang 4

CL = 50 pF, tr = tf = 6 ns (unless otherwise specified)

Note 5: CPD determines the no load dynamic power consumption, PD = CPD VCC2 f + ICC VCC, and the no load dynamic current consumption,

Trang 5

MM74HC151 Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow

Package Number M16A

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M16D

Trang 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC16

Trang 7

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Package Number N16E

Trang 8

These Schottky-clamped circuits are designed to be used

in high-performance memory-decoding or data-routing

applications, requiring very short propagation delay times.

In high-performance memory systems these decoders can

be used to minimize the effects of system decoding When

used with high-speed memories, the delay times of these

decoders are usually less than the typical access time of

the memory This means that the effective system delay

introduced by the decoder is negligible.

The DM74LS138 decodes one-of-eight lines, based upon

the conditions at the three binary select inputs and the

three enable inputs Two active-low and one active-high

enable inputs reduce the need for external gates or

invert-ers when expanding A 24-line decoder can be

imple-mented with no external inverters, and a 32-line decoder

requires only one inverter An enable input can be used as

a data input for demultiplexing applications.

The DM74LS139 comprises two separate

two-line-to-four-line decoders in a single package The active-low enable

input can be used as a data line in demultiplexing

applica-tions.

All of these decoders/demultiplexers feature fully buffered

inputs, presenting only one normalized load to its driving

circuit All inputs are clamped with high-performance

Schottky diodes to suppress line-ringing and simplify

sys-tem design.

Features

■ Designed specifically for high speed:

Memory decoders Data transmission systems

■ DM74LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception

■ DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers

■ Schottky clamped for high performance

■ Typical propagation delay (3 levels of logic) DM74LS138 21 ns

DM74LS139 21 ns

■ Typical power dissipation DM74LS138 32 mW DM74LS139 34 mW

Ordering Code:

Devices also available in Tape and Reel Specify by appending the suffix letter “X” to the ordering code.

DM74LS138M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS138SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

DM74LS138N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

DM74LS139M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS139SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

DM74LS139N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

www.sycelectronica.com.ar

Trang 10

Absolute Maximum Ratings(Note 2)

Note 2: The “Absolute Maximum Ratings” are those values beyond which

the safety of the device cannot be guaranteed The device should not be operated at these limits The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings The “Recommended Operating Conditions” table will define the conditions for actual device operation.

DM74LS138 Recommended Operating Conditions

DM74LS138 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Note 3: All typicals are at VCC= 5V, TA= 25 ° C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: ICC is measured with all outputs enabled and OPEN.

DM74LS138 Switching Characteristics

at VCC= 5V and TA= 25 ° C

Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range −65°C to +150°C

(Note 3)

VOH HIGH Level Output Voltage VCC= Min, IOH= Max, VIL= Max, VIH= Min 2.7 3.4 V

V

From (Input) Levels R L = 2 kΩ Symbol Parameter To (Output) of Delay C L = 15 pF C L = 50 pF Units

tPLH Propagation Delay Time

LOW-to-HIGH Level Output

tPHL Propagation Delay Time

HIGH-to-LOW Level Output

Trang 11

DM74LS138

DM74LS139 Recommended Operating Conditions

DM74LS139 Electrical Characteristics

Note 8: ICC is measured with all outputs enabled and OPEN.

DM74LS139 Switching Characteristics

at VCC= 5V and TA= 25 ° C

(Note 6)

Output Voltage VIL= Max, VIH= Min

From (Input) R L = 2 kΩ Symbol Parameter To (Output) C L= 15 pF C L= 50 pF Units

Trang 12

Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

Trang 13

DM74LS138

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M16D

Trang 14

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Trang 15

5-1 FAST AND LS TTL DATA

PRESETTABLE BCD/DECADE

UP/DOWN COUNTER

PRESETTABLE 4-BIT BINARY

UP/DOWN COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the

SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter Separate

Count Up and Count Down Clocks are used and in either counting mode the

circuits operate synchronously The outputs change state synchronous with

the LOW-to-HIGH transitions on the clock inputs

Separate Terminal Count Up and Terminal Count Down outputs are

provided which are used as the clocks for a subsequent stages without extra

logic, thus simplifying multistage counter designs Individual preset inputs

allow the circuits to be used as programmable counters Both the Parallel

Load (PL) and the Master Reset (MR) inputs asynchronously override the

clocks

• Low Power 95 mW Typical Dissipation

• High Speed 40 MHz Typical Count Frequency

• Individual Preset Inputs

• Cascading Circuitry Internally Provided

• Input Clamp Diodes Limit High Speed Termination Effects

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

CONNECTION DIAGRAM DIP (TOP VIEW)

14 13 12 11 10 9

16 15

8VCC

Count Up Clock Pulse Input

Count Down Clock Pulse Input

Asynchronous Master Reset (Clear) Input

Asynchronous Parallel Load (Active LOW) Input

Parallel Data Inputs

Flip-Flop Outputs (Note b)

Terminal Count Down (Borrow) Output (Note b)

Terminal Count Up (Carry) Output (Note b)

a 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.

b The Output LOW drive factor is 2.5 U.L for Military (54) and 5 U.L for Commercial (74)

b Temperature Ranges.

SN54/74LS192 SN54/74LS193

PRESETTABLE BCD / DECADE

UP / DOWN COUNTER PRESETTABLE 4-BIT BINARY

UP / DOWN COUNTERLOW POWER SCHOTTKY

J SUFFIX

CERAMICCASE 620-09

N SUFFIX

PLASTICCASE 648-08

16 1

ORDERING INFORMATION

SN54LSXXXJ CeramicSN74LSXXXN PlasticSN74LSXXXD SOIC

16 1

D SUFFIX

SOICCASE 751B-03

LOGIC SYMBOL

VCC = PIN 16GND = PIN 8

CPDQ0 Q1 Q2 Q3TCD

P3P2P1P0PL

13MR

14

Trang 16

STATE DIAGRAMS

LS192 LOGIC EQUATIONS FOR TERMINAL COUNT

COUNT UPCOUNT DOWN

15TCU = Q0 ⋅ Q3 ⋅ CPU

TCD = Q0 ⋅ Q1 ⋅ Q2 ⋅ Q3 ⋅ CPD

LS193 LOGIC EQUATIONS FOR TERMINAL COUNT

5

9 11

12 10

13 15

14

TCD(BORROWOUTPUT)

SDQQ CD T

Trang 17

5

9 11

12 10

13 15

14

SDQQ CD T

TCU(CARRYOUTPUT)

TCD(BORROWOUTPUT)

Trang 18

FUNCTIONAL DESCRIPTION

The LS192 and LS193 are Asynchronously Presettable

Decade and 4-Bit Binary Synchronous UP / DOWN

(Revers-able) Counters The operating modes of the LS192 decade

counter and the LS193 binary counter are identical, with the

only difference being the count sequences as noted in the

State Diagrams Each circuit contains four master/slave

flip-flops, with internal gating and steering logic to provide

master reset, individual preset, count up and count down

operations

Each flip-flop contains JK feedback from slave to master

such that a LOW-to-HIGH transition on its T input causes the

slave, and thus the Q output to change state Synchronous

switching, as opposed to ripple counting, is achieved by

driving the steering gates of all stages from a common Count

Up line and a common Count Down line, thereby causing all

state changes to be initiated simultaneously A LOW-to-HIGH

transition on the Count Up input will advance the count by one;

a similar transition on the Count Down input will decrease the

count by one While counting with one clock input, the other

should be held HIGH Otherwise, the circuit will either count by

twos or not at all, depending on the state of the first flip-flop,

which cannot toggle as long as either Clock input is LOW

The Terminal Count Up (TCU) and Terminal Count Down(TCD) outputs are normally HIGH When a circuit has reachedthe maximum count state (9 for the LS192, 15 for the LS193),the next HIGH-to-LOW transition of the Count Up Clock willcause TCU to go LOW TCU will stay LOW until CPU goesHIGH again, thus effectively repeating the Count Up Clock,but delayed by two gate delays Similarly, the TCD output will

go LOW when the circuit is in the zero state and the CountDown Clock goes LOW Since the TC outputs repeat the clockwaveforms, they can be used as the clock input signals to thenext higher order circuit in a multistage counter

Each circuit has an asynchronous parallel load capabilitypermitting the counter to be preset When the Parallel Load(PL) and the Master Reset (MR) inputs are LOW, informationpresent on the Parallel Data inputs (P0, P3) is loaded into thecounter and appears on the outputs regardless of theconditions of the clock inputs A HIGH signal on the MasterReset input will disable the preset gates, override both Clockinputs, and latch each Q output in the LOW state If one of theClock inputs is LOW during and after a reset or load operation,the next LOW-to-HIGH transition of that Clock will beinterpreted as a legitimate signal and will be counted

MODE SELECT TABLE

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don’t Care

= LOW-to-HIGH Clock Transition

Trang 19

GUARANTEED OPERATING RANGES

74

4.54.75

5.05.0

5.55.25

V

TA Operating Ambient Temperature Range 54

74

– 550

2525

12570

°C

74

4.08.0

VIH Input HIGH Voltage 2.0 V Guaranteed Input HIGH Voltage for

All InputsVIL Input LOW Voltage

VOH Output HIGH Voltage

54 2.5 3.5 V VCC = MIN, IOH = MAX, VIN = VIHVOH Output HIGH Voltage

0.1 mA VCC = MAX, VIN = 7.0 VIIL Input LOW Current – 0.4 mA VCC = MAX, VIN = 0.4 V

IOS Short Circuit Current (Note 1) – 20 – 100 mA VCC = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

Limits

fMAX Maximum Clock Frequency 25 32 MHz

40

40 nstPHL MR Input to Any Output 23 35 ns

Trang 20

V 5 0 V

VCC = 5 0 V

DEFINITIONS OF TERMS

SETUP TIME (ts) is defined as the minimum time required for

the correct logic level to be present at the logic input prior to the

PL transition from LOW-to-HIGH in order to be recognized and

transferred to the outputs

HOLD TIME (th) is defined as the minimum time following the

PL transition from LOW-to-HIGH that the logic level must be

maintained at the input in order to ensure continued

recogni-tion A negative HOLD TIME indicates that the correct logiclevel may be released prior to the PL transition fromLOW-to-HIGH and still be recognized

RECOVERY TIME (trec) is defined as the minimum timerequired between the end of the reset pulse and the clocktransition from LOW-to-HIGH in order to recognize andtransfer HIGH data to the Q outputs

Trang 21

* The shaded areas indicate when the input is permitted

* to change for predictable output performance

Trang 22

The DM74LS193 circuit is a synchronous up/down 4-bit

binary counter Synchronous operation is provided by

hav-ing all flip-flops clocked simultaneously, so that the outputs

change together when so instructed by the steering logic.

This mode of operation eliminates the output counting

spikes normally associated with asynchronous

(ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered

by a LOW-to-HIGH level transition of either count (clock)

input The direction of counting is determined by which

count input is pulsed while the other count input is held

HIGH.

The counter is fully programmable; that is, each output may

be preset to either level by entering the desired data at the

inputs while the load input is LOW The output will change

independently of the count pulses This feature allows the

counters to be used as modulo-N dividers by simply

modi-fying the count length with the preset inputs.

A clear input has been provided which, when taken to a

high level, forces all outputs to the low level; independent

of the count and load inputs The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry Both borrow and carry outputs are available to cascade both the up and down counting functions The borrow output produces a pulse equal in width to the count down input when the counter underflows Similarly, the carry output produces a pulse equal in width

to the count down input when an overflow condition exists The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.

Features

■ Fully independent clear input

■ Synchronous operation

■ Cascading circuitry provided internally

■Individual preset each flip-flop

Ordering Code:

Connection Diagram

DM74LS193M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body DM74LS193N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Trang 23

Logic Diagram

Trang 24

DM74LS193 Timing Diagram

Note A: Clear overrides load, data, and count inputs

Note B: When counting up, count-down input must be HIGH; when counting down, count-up input must be HIGH.

Trang 25

Note 2: CL= 15 pF, RL= 2 k Ω , IA= 25 ° C and VCC= 5V.

Note 3: CL= 50 pF, RL= 2 k Ω , IA= 25 ° C and VCC= 5V.

Note 4: TA= 25 ° C and VCC= 5V.

DC Electrical Characteristics

Note 7: ICC is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.

Operating Free Air Temperature Range −0°C to +70°C

MHz Clock Frequency (Note 3)

(Note 5)

V

mA

Trang 26

AC Electrical Characteristics

From (Input) R L = 2 kΩ Symbol Parameter To (Output) C L = 15 pF C L = 50 pF Units

Trang 27

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0150” Narrow Body

Trang 28

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Trang 29

This bidirectional shift register is designed to incorporate

virtually all of the features a system designer may want in a

shift register; they feature parallel inputs, parallel outputs,

right-shift and left-shift serial inputs,

operating-mode-con-trol inputs, and a direct overriding clear line The register

has four distinct modes of operation, namely:

Parallel (broadside) load

Shift right (in the direction QA toward QD)

Shift left (in the direction QD toward QA)

Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying

the four bits of data and taking both mode control inputs,

S0 and S1, HIGH The data is loaded into the associated

flip-flops and appear at the outputs after the positive

transi-tion of the clock input During loading, serial data flow is

inhibited.

Shift right is accomplished synchronously with the rising

edge of the clock pulse when S0 is HIGH and S1 is LOW.

Serial data for this mode is entered at the shift-right data

input When S0 is LOW and S1 is HIGH, data shifts left

synchronously and new data is entered at the shift-left

serial input.

Clocking of the flip-flop is inhibited when both mode control

inputs are LOW.

Features

■ Parallel inputs and outputs

■ Four operating modes:

Synchronous parallel load Right shift

Left shift

Do nothing

■ Positive edge-triggered clocking

■ Direct overriding clear

Ordering Code:

Connection Diagram

DM74LS194AM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS194AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Trang 30

4A Function Table

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Don’t Care (any input, including transitions)

↑ = Transition from LOW-to-HIGH level

a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

QA0, QB0, QC0, QD0= The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

QAn, QBn, QCn, QDn= The level of QA, QB, QC, respectively, before the most-recent ↑ transition of the clock.

Trang 31

Note 2: CL= 15 pF, TA= 25 ° C and VCC= 5V.

Note 3: CL= 50 pF, RL= 2 k Ω , TA= 25 ° C and VCC= 5V.

Note 4: TA= 25 ° C and VCC= 5V.

Electrical Characteristics

Note 7: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, ICC is tested with momentary ground, then 4.5V applied to CLOCK.

MHz

(Note 5)

Output Voltage VIL= Max, VIH= Min

Trang 32

Note 10: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, ICC is tested with momentary ground, then 4.5V applied to CLOCK.

Timing Diagram

Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences

Symbol Parameter From (Input) C L= 50 pF, R L= 2 kΩ

Units

HIGH-to-LOW Output

Trang 33

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

Trang 34

ter Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Trang 35

September 1986 Revised July 2001

This device contains four independent gates each of which

performs the logic NAND function.

Ordering Code:

Y = AB

H = HIGH Logic Level

L = LOW Logic Level

DM7400M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow DM7400N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Trang 36

www.fairchildsemi.com 2

7400 Absolute Maximum Ratings(Note 1) Note 1: The “Absolute Maximum Ratings” are those values beyond which

Note 3: Not more than one output should be shorted at a time.

Switching Characteristics

at VCC = 5V and TA= 25 ° C

(Note 2)

LOW-to-HIGH Level Output RL= 400 Ω

Trang 37

3 www.fairchildsemi.com

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Trang 38

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION As used herein:

1 Life support devices or systems are devices or systems

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instructions for use provided in the labeling, can be

rea-sonably expected to result in a significant injury to the

user.

2 A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Trang 39

August 1986 Revised July 2001

This device contains four independent gates each of which

performs the logic AND function.

Ordering Code:

Y = AB

H = HIGH Logic Level

L = LOW Logic Level

DM7408N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Trang 40

www.fairchildsemi.com 2

7408 Absolute Maximum Ratings(Note 1) Note 1: The “Absolute Maximum Ratings” are those values beyond which

Note 3: Not more than one output should be shorted at a time.

Switching Characteristics

at VCC = 5V and TA= 25 ° C

(Note 2)

LOW-to-HIGH Level Output RL= 400 Ω

Tiêu đề	Data Sheet IC SO 74HC151, 74LS192, 74LS193 ...
Thể loại	data sheet
Năm xuất bản	1999

Định dạng
Số trang	195
Dung lượng	7,17 MB