toán logic kỹ thuật số

Logic kỹ thuật số thử nghiệm và mô phỏng P3

Logic kỹ thuật số thử nghiệm và mô phỏng P3

... follows, the positive logic convention will be used. Any voltage between ground (Gnd) and +0.8 V represents a logic 0. A voltage between +2.4 V and +5.0 V (Vcc) represents a logic 1. A voltage between ... is arbitrarily selected and required to generate a logic 1, then the upper AND gate must generate a logic 1, requiring that inputs X 1 and X 2 must both be at logic 1. As before, a known value must be ... addition to correct logic response, it will usually be necessary to verify that the design performs within required time constraints. 3.2 APPROACHES TO TESTING Testing digital logic consists of...

Ngày tải lên: 20/10/2013, 17:15

45 389 0
Logic kỹ thuật số thử nghiệm và mô phỏng P6

Logic kỹ thuật số thử nghiệm và mô phỏng P6

... AUTOMATIC TEST EQUIPMENT Pin data PD 1 and PD 2 are identical; a logic 1 in pin memory is followed by a logic 0, another 1, and then a 0. However, because the timing generators are ... if all of them fail in an identical fashion, then the logical assumption is that there is a design error that occurred during either the logic design process or the physical design process. REFERENCES 321 6.2 ... In-Circuit and Functional, Electron. Eng. Times, January 3, 1983, pp. 25–29 21. Miczo, A., Digital Logic Testing and Simulation, Chapter 6, John Wiley & Sons, New York, 1986. 22. Runyan, S.,...

Ngày tải lên: 24/10/2013, 15:15

40 298 0
Logic kỹ thuật số thử nghiệm và mô phỏng P7

Logic kỹ thuật số thử nghiệm và mô phỏng P7

... of vectors, see Section 7.9.5. 7.8.3 Behavioral Fault Simulation The advent of RTL logic design and the resulting reliance on logic synthesis has had a major impact on design styles and productivity. ... No general method exists for spotting redundancies in logic circuits. 7.5.4 Bridging Faults Faults can be caused by shorts or opens. In TTL logic, an open at an input to an AND gate prevents that ... Figure 2.8. The signal 1’b1 connected to the preset in the dff denotes a logic 1. Similarly, 1’b0 denotes a logic 0. The next element in ckt7p3 is called bufif1 . The bufif1 ...

Ngày tải lên: 28/10/2013, 22:15

64 329 0

Bạn có muốn tìm thêm với từ khóa:

w