Acer iconia tab w3 (w3 81x w3 83x) compal LA a411p (ZEJV4) rev 0 1 схема

Issued Date Deciphered Date Security Classification Compal Secret Data THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC.. Issued Date Deciphered D

Trang 1

Model Name : Cheetah_CT

File Name : ZEJV4

Compal Confidential

BOM P/N:

Title

Security Classification Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC

Issued Date Deciphered Date

Trang 2

Realtek

Sandsisk SDIN5C4-64GB

EMMC

Winbond W25Q32

4Mbit

AC Brick System VR

AH663 USI Capella

ALC5642

USB2.0 port

UART0 SDIO1

Clover View

2GB LPDDR2 CO-POP

PMIC

SPI_0 SVID PMIC_PWRGD

MIPI-CSI1 x1 2.0M Camera

WIFI/BT Combo

Digital Mic X 1

14mmx14mm

Accelerometer Compass

SPI_0 LS

uSD SDIO0

LVDS MIPI 2LVDS Bridge

Renesas UPD60802A

I2S 0

I2S 1

Page 5 ~ 10 Page 19

Page 20 Page 23

Charger

TI/BQ24192

1S4P 25Whr TI/BQ27541

I2C

Title

Trang 3

Codec LVDS / Panel / Touch screen

HDMI SDIO

NC

UART

XDP ULPI

XDP Test Point Internal USB POGO conn

BT PCM

WIFI/BT

I2S

Device Interface

IO MAP

Charger / Battery / PSS

MIPI CSI MIPI DSI

X1 X1

0 1

0 1 0 1 0 1

0 1

2

2 3

3 4 5

HDMI 2M front camera Codec / Sensor Hub

DC_IN

+V_2P85_1P80_VCCSDIO

+VBATA +V5A

+V3.3S

+V3.3A +V5S

+V_VNN +V_VNNAON +V_VCC

+V_2P85_EMMC1 +V_2P85_EMMC2 +V_1P80_VCCAON +V_2P80_VPROG2

+V_1P00_VCCAS +V_1P00_VCCA

+V_1P22_VCCAON +V_1P80_AON +V_1P08_VCCAON +V_1P08_VCCAS

+V_2P80_VPROG1 +V_1P08_VCC

PMIC Converter

Net name

Power rail

+V_1P80_VCC +V_BATTERY

+V_3P30_VCC PMIC

PWM output

PMIC LDO

5V or 12V Max 4.2V 3.4V~4.2V 5V 5V 3.3V 3.3V

3.3V 1.8V 1.8V 2.85V 2.85V 1.2V 1.2V 2.85V 1.025V 1.025V 1.08V 1.08V 1.08V 1.836V 1.250V 0.6~1.2V 0.6~1.2V 0.3~1.2V

adapter input Battery input It's tablet's "B+"

Should be 5VALW Should be 3VALW Should be 5VS Should be 3VS

2.85V is default value 1.2V is default value 1.2V is default value

1.25V is default value 1.836V is default value

0.95V is default value 0.95V is default value 0.95V is default value

2 NC

3 NC

PMIC SVID

Trang 4

Intel Clover Lake

AT28

SCL_HDMI_CONN +5VS

LEVEL : 5V

AM26

I2C_0_SDA +V_1P80_VCCAON LEVEL : 1.8V

+V_1P80_VCCAON LEVEL : 1.8V

AF6

F8

I2C_2_SDA I2C_2_SCL

I2C_0_SCL

I2C_0_SDA_LS I2C_0_SCL_LS

I2C_SDA_SENSOR_3P3 I2C_SCL_SENSOR_3P3

AU27

+V3.3S LEVEL : 3.3V

I2C_3_SDA_HDMI I2C_3_SCL_HDMI +V_1P22_VCCAON LEVEL : 1.25V

SDA_HDMI_CONN

+3VS LEVEL : 3.3V

+V_1P80_VCCAON LEVEL : 1.8V I2C_4_SDA I2C_4_SCL

AE5

CODEC

I2C_5_SDA_LS_3P3 I2C_5_SCL_LS_3P3 +V3.3A

LEVEL : 3.3V +V_1P80_VCCAON

LEVEL : 1.8V I2C_5_SDA I2C_5_SCL

Hub

Clock Distribution

MB

Level shifter

HDMI

2M rear CAM

Level shifter

Sensor Hub

Gyro

G-Sensor + E-Compass

Osc 19.2 MHz X1

EC

Title

Trang 5

Rear cameraFront camera

touch panel

Charger,battery,PSS HDMI EDID 2M front camera sensor hub , audio codec

OSC_CLK_OUT_0OSC_CLK_OUT_2audio codec

XDP JTAG2_TDIXDP JTAG2_TMSCSB_SNSCLK1(rear camera)

CSB_SNSCLK2(front camera)DISP_CLKIN(LVDS 60802)

I2C_4_SCLI2C_2_SDA

I2C_4_SDA

OSC_CLK_OUT_R_2TP_OSC_CLK_CTRL_0OSC_CLK_OUT_R_1

KBC_INT

I2C_5_SCLSPI_2_SDI

SPI_2_SS0SPI_2_CLK

XTAL_19P2M_IN

I2C_1_SCLI2C_2_SCLI2C_5_SCLI2C_0_SCLI2C_4_SCL

OSC_CLK_OUT_0OSC_CLK_OUT_2

TP_SPI_2_SS1

XTAL_19P2M_OUTOSC_CLK_OUT_R_0JACK_DET#_SOC

MHSI_CAWAKE

MCSI_4_DATA1_DNMCSI_4_DATA1_DP

CAM_0_PWRDWNFLASH_TORCH

HDMI_5V_DET

MDSI_A_CLK_DPMDSI_A_DATA0_DPMDSI_A_DATA1_DP

MDSI_A_DATA2_DNMDSI_A_DATA1_DN

MDSI_A_DATA3_DP

TP_MDSI_C_CLK_DPMDSI_COMPMDSI_A_DATA3_DN

TP_MDSI_C_CLK_DN

INTD_DSI_TE_2_RHDMI_CLK_DP

HDMI_DATA0_DNHDMI_CLK_DN

HDMI_DATA2_DPHDMI_DATA1_DP

HDMI_EXTRHDMI_DATA1_DN

HDMI_SENSEHDMI_HPD

FLASH_TRIG

LM3554_RESET#

COMBO_GPS_RESET_N

WAKEUP_OUT_N_APSPI_2_SDO

MCSI_1_CLK_DP15

MCSI_1_CLK_DN15

MCSI_1_DATA_DP15

MCSI_1_DATA_DN15

I2S_0_CLK22

I2S_0_FS22

I2S_0_RXD22

I2S_0_TXD22

I2S_1_CLK19

I2S_1_FS19

I2S_1_RXD19

I2S_1_TXD19

I2S_3_RXD22

I2S_3_TXD22

SPI_0_CLK11,26SPI_0_SDI11,26SPI_0_SDO11,26SPI_0_SS011,26

CAM_1_PWRDWN 15CAM_1_RST_N 15

CLV_KBD_DKIN0 25CLV_KBD_DKIN1 25CLV_KBD_DKIN2 25CLV_KBD_DKIN3 25CLV_KBD_MKIN0 25CLV_KBD_MKIN1 25CLV_KBD_MKIN2 25CLV_KBD_MKIN3 25CLV_KBD_MKIN4 25CLV_KBD_MKIN5 25CLV_KBD_MKIN6 25CLV_KBD_MKIN7 25

CLV_KBD_MKOUT4 25CLV_KBD_MKOUT5 25CLV_KBD_MKOUT6 25

I2C_0_SCL 24I2C_0_SDA 24

I2C_3_SCL_HDMI 14I2C_3_SDA_HDMI 14I2C_4_SCL 15I2C_4_SDA 15I2C_5_SCL 20,22I2C_5_SDA 20,22

PMIC_PWRGD 25,26PMIC_RESET# 26

JTAG2_TDO 25

PMIC_SPI_DEBUG 25,26WLAN_BT_WAKE# 19

OSC_CLK_OUT_0 22OSC_CLK_OUT_1 25OSC_CLK_OUT_2 25OSC_CLK_OUT_3 25

SPI_1_SS311SPI_1_SS411SPI_1_SS111SPI_1_SS211SPI_1_SDO25SPI_1_SS025SPI_1_CLK25SPI_1_SDI25

I2C_2_SCL 23,24,29I2C_2_SDA 23,24,29

I2S_3_FS22

I2S_3_CLK22

DISP_PWR_DOWN 12DISP_STBY# 12

ACPI_PWR_BUTTON 24

MCSI_4_CLK_DP15

MCSI_4_CLK_DN15

MCSI_4_DATA0_DP15

MCSI_4_DATA0_DN15

CAM_0_RST_N 15CAM_0_PWRDWN 15

MDSI_A_CLK_DP 12MDSI_A_CLK_DN 12MDSI_A_DATA0_DP 12MDSI_A_DATA0_DN 12MDSI_A_DATA1_DP 12MDSI_A_DATA1_DN 12MDSI_A_DATA2_DP 12MDSI_A_DATA2_DN 12MDSI_A_DATA3_DP 12MDSI_A_DATA3_DN 12

HDMI_HPD 14

HDMI_CLK_DP 14HDMI_CLK_DN 14HDMI_DATA0_DP 14HDMI_DATA0_DN 14HDMI_DATA1_DP 14HDMI_DATA1_DN 14HDMI_DATA2_DP 14HDMI_DATA2_DN 14

DISP_BRDG_RESET_NDISP_BRDG_TE 12 12

I2C_1_SDA 15I2C_1_SCL 15

+V_1P80_VCCAON +V_1P80_VCCAON

+V_1P80_VCCAON

Title

MDSI_A_DN1 N3MDSI_A_DP1 N5

MDSI_A_DN2 L7MDSI_A_DP2 L5

MDSI_A_DN3 K2MDSI_A_DP3 K4MDSI_COMP L9MDSI_C_CLKP M4MDSI_C_CLKN M2GP_MDSI_A_TE AB4GP_MDSI_C_TE AD4

HDMI_CLKN E3HDMI_CLKP D2HDMI_DP0 B8HDMI_DN0 D8HDMI_DP1 C7HDMI_DN1 A7HDMI_DP2 B6HDMI_DN2 C5HDMI_EXTR H6RSVD[0] G3GP_CORE_037 J7HDMI_5V_DET E5

R3150_0201_1%

R34100K_0201_5%

R10150_0201_1%

GP_XDP_C0_BPM0# AK32GP_XDP_C0_BPM1# AK34GP_XDP_C0_BPM2# AJ35GP_XDP_C0_BPM3# AJ33GP_XDP_C1_BPM0# AJ37GP_XDP_C1_BPM1# AG33GP_XDP_C1_BPM2# AH32GP_XDP_C1_BPM3# AH38GP_XDP_PREQ# AH36GP_XDP_PRDY# AG35GP_XDP_BLK_DP AF32GP_XDP_BLK_DN AE37GP_AON_042 AF38GP_AON_043 AF36GP_AON_044 AB32GP_AON_045 AA33GP_XDP_PWRMODE0 AE33GP_XDP_PWRMODE1 AD36GP_XDP_PWRMODE2 AA37GP_AON_049 AE35

GP_I2C_0_SCL AT28GP_I2C_0_SDA AN27GP_I2C_1_SCL AU27GP_I2C_1_SDA AT26GP_I2C_2_SCL AM26GP_I2C_2_SDA AV26GP_I2C_3_SCL_HDMI F8GP_I2C_3_SDA_HDMI H4GP_I2C_4_SCL AE5GP_I2C_4_SDA AF4GP_I2C_5_SCL AF6GP_I2C_5_SDA AD2

PMIC_PWRGOOD R35PMIC_RESET# T38

OSCIN C9OSCOUT E11OSC_CLK0 G15OSC_CLK1 D16OSC_CLK2 G17OSC_CLK3 H14OSC_CLK_CTRL0 C13OSC_CLK_CTRL1 E9

GP_COMS_INT0 H36GP_COMS_INT1 G31GP_COMS_INT2 H32GP_COMS_INT3 G33

R22.49K_0201_1%

Trang 6

ULPI USB 0 (external USB)

Place close to PU1201

Those two pins were labeled in error on the SoC and

in the EDS The correct pinout is:

ULPI_1_DIR = AU37 ULPI_1_STP = AR33

Must Disable internal pull-high for uSD interface !!

FLSH_RCOMP

USB_ULPI_1_REFCLKUSB_ULPI_1_DIR

USB_ULPI_1_DATA0USB_ULPI_1_DATA2USB_ULPI_1_DATA4USB_ULPI_1_DATA6

USB_ULPI_1_STP

USB_ULPI_1_DATA7USB_ULPI_1_NXT

STIO_0_WP EMMC_1_CLK_CPU

USB_ULPI_1_CLK

RTCXTALOUTRTCXTALIN

LID_SW#

STIO_0_CLK_R

MPTI_HS_CLK

MPTI_HS_DATA3MPTI_HS_DATA1ULPI1_CS

SPI_INT_N25

STIO_1_CLK19STIO_1_DATA019STIO_1_DATA119STIO_1_DATA219STIO_1_DATA319

STIO_1_CMD19

TOUCH_INT#

24

UART_2_RX25

USB_ULPI_0_DATA018

USB_ULPI_0_DATA118

USB_ULPI_0_DATA218

USB_ULPI_0_DATA318

USB_ULPI_0_DATA418

USB_ULPI_0_DATA518

USB_ULPI_0_DATA618

USB_ULPI_0_DATA718

USB_ULPI_0_DIR18USB_ULPI_0_NXT18

USB_ULPI_0_REFCLK18

USB_ULPI_0_STP18

EMMC_0_CLK 16EMMC_0_CMD 16EMMC_0_DATA0 16EMMC_0_DATA1 16EMMC_0_DATA2 16EMMC_0_DATA3 16EMMC_0_DATA4 16EMMC_0_DATA5 16EMMC_0_DATA6 16EMMC_0_DATA7 16

USB_ULPI_0_CLK18

SENSOR_HUB_WAKE20

STIO_0_CLK17

STIO_0_DATA017STIO_0_DATA117STIO_0_DATA217STIO_0_DATA317

STIO_0_CMD17STIO_0_CD_N17

COMBO_BT_RESET#

19

RTCXTALIN 26RTCXTALOUT 26

LID_SW#

24

MPTI_HS_CLK 25MPTI_HS_DATA0 25MPTI_HS_DATA1 25MPTI_HS_DATA2 25MPTI_HS_DATA3 25

Title

EMMC_RCOMP AR19MPTI_CLK AR7MPTI_D0 AU5MPTI_D1 AT8MPTI_D2 AT6MPTI_D3 AP8

ULPI_1_CLK AV36ULPI_1_D0 AT32ULPI_1_D1 AR31ULPI_1_D2 AU33ULPI_1_D3 AU31ULPI_1_D4 AU35ULPI_1_D5 AN31ULPI_1_D6 AR35ULPI_1_D7 AT34ULPI_1_STP AU37ULPI_1_NXT AP32ULPI_1_REFCLK AT36ULPI_1_CDIR AR33

C3910P_0201_50V8J

EMC@

C3910P_0201_50V8J

EMC@

12

TP68TP65

C8522P_0402_50V8JC8522P_0402_50V8J

Y120132.768KHZ_12.5PF_Q13FC135000040Y1201

32.768KHZ_12.5PF_Q13FC135000040

R44 22_0201_5%

R44 1 222_0201_5%

Trang 7

D D

Need power confirm battery spec.

FW_STRAP0 is also used to detect XDP_PRESENT#, need to connect to XDP connector pin 60

LA9421 > 10KFFRD > 2.2K

Check is it needed ?

THRMDA0_RTHRMDA1_R

M0_RPUEXTM0_SPDEXTM0_SPUEXT

GPS_WAKEUP_RBT_SHUTDOWN#

FW_STRAP1

HFPLLNHFPLLS

FW_STRAP0FW_STRAP1FW_STRAP2KSEL_STRAP1

HFPLLNHFPLLCHFPLLS

EMMC_GPO_RST1MODEM_PWR_ON

KSEL_STRAP2KSEL_STRAP0

COMBO_BT_WAKEUP 19COMBO_WLAN_EN 19ULPI0_CS 18

STIO_0_PWR 17BT_SHUTDOWN# 19

TOUCH_RST# 24EC_INT# 23

@

R64100_0201_1%

@

R8351_0201_1%

TP25

R6710K_0201_5%

@

R6710K_0201_5%

@

R502.2K_0201_1%

@

R502.2K_0201_1%

@

R5210K_0201_5%

@

TP44R80 240_0201_1%

R80 1 2240_0201_1%

TP45TP22

TP36

R562.2K_0201_1%

@

R562.2K_0201_1%

@

R57100_0201_1%

RSVD[2] H12RSVD[10] G13RSVD[11] F10

GP_AON_072 J37GP_UART_2_TX J33

GP_AON_078 AV16

GP_CORE_012 AM16GP_SD_0_PWR AN17GP_SDIO_1_PWR AR13GP_CORE_015 AT16GP_CORE_016 AP12GP_CORE_017 AN15GP_CORE_018 AV14GP_SDIO_2_PWR AR11GP_CORE_020 AU15GP_EMMC_0_RST# AV12GP_EMMC_1_RST# AN13GP_UART_0_RX AM14GP_UART_0_TX AV8GP_UART_0_CTS AN11GP_UART_0_RTS AR9GP_CORE_030 AM12GP_CORE_031 AM10GP_CORE_032 AU11GP_CORE_033 AN9GP_CORE_073 K6GP_CORE_074 J5GP_CORE_075 J9GPIO_RCOMP18 AL3GPIO_RCOMP30 AL7

GP_AON_094 AP38GP_AON_093 AM34

GP_AON_079 AT14

GP_AON_076 AP16GP_AON_077 AR15

@

R552.2K_0201_1%

@

R492.2K_0201_1%

@

R9310K_0201_5%

@

R9310K_0201_5%

@

R482.2K_0201_1%

R65100_0201_1%

@

R65100_0201_1%

@

R8234.8_0603_1%

R59100_0201_1%

@

R59100_0201_1%

@

R4710K_0201_5%

@

R4710K_0201_5%

@

R542.2K_0201_1%

@

R542.2K_0201_1%

@

R5310K_0201_5%

@

R58100_0201_1%

@

R58100_0201_1%

R76 1K_0201_5%

R76 1 21K_0201_5%

TP30

R5110K_0201_5%

@

R5110K_0201_5%

R462.2K_0201_1%

Trang 8

+V_1P08_VCCAON +V_1P08_VCCAS

Title

2

DGS

VCCA100_CPUPLL[0] A19

VCCA100[1] T26VCCA100[0] V14VCCA100AS_LFHPLL J27

VCCA100AS F6VCCSDIO AK2VDD1[0] AN39VDD1[1] AV18VDD1[2] AE1VDD1[3] A29VDD1[4] C1VDD1[5] C3

VDD2[0] AW25VDD2[1] AW17VDD2[2] AW5VDD2[3] AW7VDD2[4] AG1VDD2[5] AH2VDD2[6] A3VDD2[7] B4

VCC180AON[11] AC39VCC180AON[12] N39VCC180AON[13] W39

VCCA100_DSIPLL K18VCCA100AS_USBPLL H26VCCA100_DPHYPLL L19

Trang 9

0.47uF x 7 0.47uF x 2(@1) 0.47uF x 2 0.47uF x 12

0.47uF x 25 0.47uF x 9 0.47uF x 14 0.47uF x 7 0.47uF x 3

0.47uF x 10 0.47uF x 2

0.47uF x 1

0.47uF x 8 / 2.2uF x 4

0.47uF x 12 (@4)

0.47uF x 2 0.47uF x 5 (@3)

0.47uF x 7 0.47uF x 5 (@2) 0.47uF x 2 (@2)

0.47uF x 3 (@2)

FFRD SLATE 1.1

0.47uF x 14

0.47uF x 7 (@2) 0.47uF x 6 0.47uF x 10 (@2) 0.47uF x 7 0.47uF x 2(@1) 0.47uF x 2 0.47uF x 13

0.47uF x 7 0.47uF x 3 0.47uF x 2 0.47uF x 10 0.47uF x 1 0.47uF x 25

0.47uF x 7 0.47uF x 2 0.47uF x 5 (@3) 0.47uF x 13

0.47uF x 24 0.47uF x 24 0.47uF x 7 0.47uF x 5 (@2) 0.47uF x 2 (@2) 0.47uF x 10 0.47uF x 3 (@2)

Tango1116

0.47uF x 9 (@7) 0.47uF x 12 (@4) 0.47uF x 16 (@10)

0.47uF x 13 0.47uF x 5 (@3) 0.47uF x 2 0.47uF x 7

0.47uF x 24(@9) 0.47uF x 24

0.47uF x 3 (@2) 0.47uF x 10 0.47uF x 2 (@2) 0.47uF x 5 (@2) 0.47uF x 7

SVID_CLKOUT26SVID_DIN26

SVID_DOUT26

VNNPUSENSE 28VSSPUSENSE 28VCCPUSENSE 28

VCC122AON_MEM[0] A13VCC122AON_MEM[1] A17VCC122AON_MEM[2] A31VCC122AON_MEM[3] A37VCC122AON_MEM[4] A39VCC122AON_MEM[5] AC1VCC122AON_MEM[6] AE39VCC122AON_MEM[7] AJ39VCC122AON_MEM[8] AN1VCC122AON_MEM[9] AR1VCC122AON_MEM[10] AU1VCC122AON_MEM[11] AV10VCC122AON_MEM[12] AW1VCC122AON_MEM[13] AW27VCC122AON_MEM[14] AW3VCC122AON_MEM[15] AW31VCC122AON_MEM[16] AW9VCC122AON_MEM[17] B34VCC122AON_MEM[18] C39VCC122AON_MEM[19] D38VCC122AON_MEM[20] E39VCC122AON_MEM[21] G1VCC122AON_MEM[22] J1VCC122AON_MEM[23] R39

2

Trang 10

Trang 11

Enabled Hi-Z

B data to A data

A data to B data Isolation

SN74AVC4T774

to SOC (1.8V)

to SPI ROM (1.8V)

SPI_0_CLK_RSPI_0_SS0SPI_0_SDOSPI_0_SDI

SPI_0_CLK_DEBUGSPI_0_SDO_DEBUGSPI_0_SS0_DEBUG

SPI_0_SS0_DEBUG

SPI_0_SDO_DEBUGSPI_0_CLK_DEBUGSPI_1_SS2_DEBUGSPI_NOR_3P3_HOLD#

SPI_NOR_3P3_WP#

SPI_0_SDI_DEBUG

SPI_1_SS4SPI_1_SS2

SPI_1_SS4_DEBUG

SPI_1_SS2_DEBUG_XDPSPI_1_SS1_DEBUG

SPI0_DBG_EN#

SPI_1_SS2_DEBUGSPI_1_SS2

SPI_0_SDI_DEBUG

SPI_0_CLK26,5

SPI_0_SDO26,5SPI_0_SDI26,5

SPI_0_SDO_DEBUG 25SPI_0_CLK_DEBUG 25

SPI_0_SDI_DEBUG 25

SPI_1_SS15SPI_1_SS35SPI_1_SS45

SPI_1_SS1_DEBUG 25SPI_1_SS3_DEBUG 25SPI_1_SS4_DEBUG 25SPI_1_SS2_DEBUG_XDP 25

SPI_1_SS25

@

R84210K_0402_5%

@

R84710K_0402_5%

R85810K_0402_5%

SN74AVC4T774RSVR QFN

U21

SN74AVC4T774_UQFN16_2P6X1P8

SN74AVC4T774RSVR QFN

U21

SN74AVC4T774_UQFN16_2P6X1P8

A2 2A1 1

R94710K_0201_5%

C5590.1U_0201_10V6KC5590.1U_0201_10V6K

1

2

C5620.1U_0201_10V6KC5620.1U_0201_10V6K

1

2

R95010K_0201_5%

@

R86110K_0402_5%

@

Trang 12

Virtual Channel Setting (VCSEL[1:0])

00

DSI-RX Setting LANSEL[1:0] pin

1-Datalane: DRXCP/N,DRXD0P/N Valid DRXD1P, DRXD1N PIN should be left OPEN DRXD3P, DRXD3N PIN should be left OPEN

Reserved

2-Datalane: DRXCP/N,DRXD0P/N DRXD1P/N Valid DRXD2P, DRXD2N PIN should be left OPEN DRXD3P, DRXD3N PIN should be left OPEN

Virtual Channel Setting

Data Lane Setting

I2C_0_SCL_BRDGI2C_0_SDA_BRDG

DISP_BRDG_TE_R

DISP_BRDG_TEST_I_0DISP_BRDG_TEST_I_2DISP_BRDG_TEST_I_4DISP_BRDG_TEST_I_1DISP_BRDG_TEST_I_3

DISP_BRDG_RESET_N

DISP_BRDG_PWM

DISP_PWR_DOWNDISP_BRDG_STDBY_N

DISP_BRDG_VCSEL_0DISP_BRDG_CLKSEL

DISP_BRDG_LANSEL_0

LVDS_CH_1_DATA2_N

MDSI_A_DATA0_DPMDSI_A_DATA1_DPMDSI_A_DATA2_DPMDSI_A_DATA3_DPMDSI_A_CLK_DP

LVDS_CH_1_DATA2_PLVDS_CH_1_DATA1_PLVDS_CH_1_DATA0_P

LVDS_CH_1_DATA3_NLVDS_CH_1_DATA1_NLVDS_CH_1_CLK_NDISP_BRDG_RESET_N DISP_BRDG_STDBY_N

DISP_BRDG_CLKSEL

CLKIN

DISP_CLKIN CLKIN

DISP_BRDG_RESET_N5

DISP_BRDG_PWM13,26

DISP_PWR_DOWN5

MDSI_A_CLK_DP 5MDSI_A_CLK_DN 5MDSI_A_DATA0_DP 5MDSI_A_DATA0_DN 5MDSI_A_DATA1_DP 5MDSI_A_DATA1_DN 5MDSI_A_DATA2_DP 5MDSI_A_DATA2_DN 5MDSI_A_DATA3_DP 5MDSI_A_DATA3_DN 5LVDS_CH_1_CLK_P 13LVDS_CH_1_CLK_N 13LVDS_CH_1_DATA0_P 13LVDS_CH_1_DATA0_N 13LVDS_CH_1_DATA1_P 13LVDS_CH_1_DATA1_N 13LVDS_CH_1_DATA2_N 13LVDS_CH_1_DATA2_P 13

DISP_STBY#

5

DISP_BRDG_TE5

LVDS_CH_1_DATA3_P 13LVDS_CH_1_DATA3_N 13

DISP_CLKIN25

+V_1P80_VCCAON

+V_1P80_VCCAON +V_1P80_VCCAON

Title

C447 0.1U_0201_6.3V6KC4471 20.1U_0201_6.3V6K

R632100K_0201_5%

C5130.01U_0201_10V7K

0.01U_0201_10V7K

@12

U5A

UPD60802AF1-A10-BND_PBGA144

BRIDGE UPD60802

LTX0D1N G3LTX0D1P G2LTX0CN H3

LTX0D3P H1LTX0D3N J1

LTX1D0N K2LTX1D0P L2

LTX1D3N M4LTX1D3P M3

DRXD3N A2DRXD3P A3

LTX1D1P K3LTX1D1N L3

Open E7Open C6Open M9

DRXD2P C5DRXD1N B2CLKIN

LTX1CP K4LTX1CN L4

R633100K_0201_5%

L1 SUPPRE_ BLM15AX601SN1DL11 2SUPPRE_ BLM15AX601SN1D

@

R95210K_0201_5%

R6451K_0201_5%

R6461K_0201_5%

4

R6340_0201_5%

C448 2.2U_0402_6.3V6MC4482 12.2U_0402_6.3V6M C449C4491 20.1U_0201_6.3V6K0.1U_0201_6.3V6K

BRIDGE UPD60802

U5B

BRIDGE UPD60802

U5B

VSS A1VSS A6VSS A10VSS A12VSS B9VSS B10VSS B12VSS C11VSS C12VSS D1VSS D6VSS D7VSS D11VSS D12VSS E8VSS E9VSS E12VSS F6VSS F7VSS F9VSS G1VSS G4VSS G7VSS H4

VSS

H11

VSS J4VSS J5VSS J6VSS K6VSS L6VSS

VDD_LVDS M2

VDD_PLL_LVDS

K1

VDD_LVDS H6VDD_LVDS G5

VDD_MIPI A4VDD_MIPI E6

VR_EDVDD_1 L11

VR_PLLVDD_LVDS

F4

VR_EDVDD_2 F11VR_EDVDD_1 K11

VR_PLLVDD

F5

VR_EDVDD_1 J11

VR_EDVDD_2 E11VR_EDVDD_2 G11

R635100K_0201_5%

R95110K_0201_5%

R637100K_0201_5%

@R120_0201_5%

@

C450 2.2U_0402_6.3V6MC4502 12.2U_0402_6.3V6M

C457 4.7U_0402_6.3V6MC4571 24.7U_0402_6.3V6M

R636100K_0201_5%

Trang 13

to backlight power boost circuitPMIC_PANEL_EN

UPDNSHLR

LVDS_CH_1_DATA0_P12

LVDS_CH_1_DATA0_N12

LVDS_CH_1_CLK_P12

LVDS_CH_1_CLK_N12

LVDS_CH_1_DATA1_N12

LVDS_CH_1_DATA1_P12

LVDS_CH_1_DATA2_P12

LVDS_CH_1_DATA2_N12

LVDS_CH_1_DATA3_N12

LVDS_CH_1_DATA3_P12

+VDD_3P3 +V3.3A

+V3.3A +V_1P80_VCCAON

+VDD_3P3

+Panel_PWR

Title

1

2

R66010K_0201_5%

R66210K_0201_5%

@

R66210K_0201_5%

C4680.1U_0201_10V6KC4680.1U_0201_10V6K

12

R655100K_0201_5%

GND

C1

C4694.7U_0402_6.3V6MC4694.7U_0402_6.3V6M

Trang 14

D D

Check SMBUS pull high vaule

EDID I2C level shift

HDMI Hot plug circuit

SDA_HDMI_CONNSCL_HDMI_CONNI2C_3_SCL_HDMI

I2C_3_SDA_HDMIHDMI_HPD

HDMI_HPD_CONN

HDMI_CLK_DNHDMI_CLK_DP

HDMI_DATA0_DPHDMI_DATA0_DN

HDMI_DATA2_DNHDMI_DATA2_DP

SDA_HDMI_CONNSCL_HDMI_CONN

HDMI_HPD_CONN

+V_5P00_HDMI_CONN

HDMI_DATA1_DPHDMI_DATA1_DN HDMI_DATA1_DN

HDMI_DATA1_DPHDMI_DATA2_DPHDMI_DATA2_DNHDMI_DATA2_DN

HDMI_DATA2_DP

HDMI_CLK_DPHDMI_CLK_DN

HDMI_DATA0_DPHDMI_DATA0_DNHDMI_CLK_DN

HDMI_CLK_DP

HDMI_HPD5

I2C_3_SCL_HDMI5

I2C_3_SDA_HDMI5

HDMI_CLK_DN5HDMI_CLK_DP5HDMI_DATA0_DN5

HDMI_DATA0_DP5

HDMI_DATA1_DN5

HDMI_DATA1_DP5

HDMI_DATA2_DP5

HDMI_DATA2_DN5

Q85MMBT3904_NL_SOT23-3

EBC

Q85MMBT3904_NL_SOT23-3

R9152K_0402_1%

6

27

98

3

JHDMI1 CONN@

BELLW_80082-4021JHDMI1 CONN@

BELLW_80082-4021HP_DET

R91710K_0402_5%

1

R9162K_0402_1%

R91210K_0201_5%

1

2

R91810K_0402_5%

6

27

98

3

R6771K_0201_5%

@

R6771K_0201_5%

@

PCA9306DCUR_VSSOP8U31

R91310K_0201_5%

Trang 15

Rear Camera LED

Front Camera LED

+AVDD_2.8V_8M

+VCM_PWR

+AVDD_2.8V_2M+VDDIO_1.8VCAM_1_RST_NCAM_1_PWRDWN

MCSI_1_CLK_DP MCSI_1_CLK_DN

MCSI_1_DATA_DPMCSI_1_DATA_DN

MCSI_4_DATA0_DN MCSI_4_DATA0_DP

MCSI_4_CLK_DNMCSI_4_CLK_DP

CAM_0_PWRDWN

CAM_0_RST_N+VCM_PWR+AVDD_2.8V_8M

CAM_0_PWRDWN

REARCAM_LED#

CAM_0_PWRDWN_3P3

CAM_1_PWRDWN_3P3CAM_1_PWRDWN

CSB_SNSCLK2 25CAM_1_RST_N 5

I2C_4_SDA

CAM_1_PWRDWN5

MCSI_1_CLK_DP

MCSI_1_DATA_DP 5MCSI_1_DATA_DN

5

MCSI_4_DATA0_DN

MCSI_4_CLK_DN 5MCSI_4_CLK_DP

5CAM_0_PWRDWN

R67910K_0201_5%

C52010P_0201_50V8JC52010P_0201_50V8J

1

2

C47810P_0201_50V8JC47810P_0201_50V8J

LED3

S LED LTW-C193TS5 0603 WHITELED3

S LED LTW-C193TS5 0603 WHITE

21

C47610P_0201_50V8JC47610P_0201_50V8J

1

2

C48510P_0201_50V8JC48510P_0201_50V8J

1

2

DGS

Q17

S TR DMG2301U-7 1P SOT23-3

DGS

R1100300_0402_1%

R680100K_0201_5%

3

4 45

5

6 67

7

8 89

9

10 1011

11

12 1213

13

14 1415

15

16 1617

17

18 1819

19

20 2021

21

GND 22GND 23

LED2

S LED LTW-C193TS5 0603 WHITELED2

S LED LTW-C193TS5 0603 WHITE

21

R68210K_0201_5%

L9BLM18PG121SN1D_0603L9BLM18PG121SN1D_0603

12

C52210P_0201_50V8JC52210P_0201_50V8J

1

2

R1096300_0402_1%

C51810P_0201_50V8JC51810P_0201_50V8J

12

C51910P_0201_50V8JC51910P_0201_50V8J

1

2

C6150.1U_0201_10V6KC6150.1U_0201_10V6K

1

2

C4770.1U_0201_10V6KC4770.1U_0201_10V6K

3

4 45

5

6 67

9

10 1011

11

12 1213

13

14 1415

15

16 1617

17

18 1819

19

20 2021

21

GND 22GND 23

R683100K_0201_5%

12

C52110P_0201_50V8JC52110P_0201_50V8J

1

2

C6140.1U_0201_10V6KC6140.1U_0201_10V6K

1

2

DGS

Q10

S TR DMG2301U-7 1P SOT23-3

DGS

1

2

12

C61310P_0201_50V8JC61310P_0201_50V8J

1

2

C4790.1U_0201_10V6KC4790.1U_0201_10V6K

1

2

Trang 16

EMMC_0_DATA0EMMC_0_DATA2EMMC_0_DATA4EMMC_0_DATA6

EMMC_0_CMD 6

EMMC_GPO_RST0 7

EMMC_0_CLK 6

EMMC_0_DATA0 6EMMC_0_DATA2 6EMMC_0_DATA1 6

EMMC_0_DATA6 6EMMC_0_DATA5 6EMMC_0_DATA4 6EMMC_0_DATA3 6

EMMC_0_DATA7 6

+V_2P85_EMMC1

+V_2P85_U12_EMMC +V_1P80_VCCAON +V3.3A

Title

U20

S IC FL 16G H26M52002EQR FBGA 169P ABO ! eMHYN16G@

SA00006DW10 U20

S IC FL 16G H26M52002EQR FBGA 169P ABO ! eMHYN16G@

SA00006DW10 U20

S IC FL 32G KE4CN5B6A FBGA 169P ABO ! eMKIN32G@

VDDi K2

NC U1

NC U2

NC U3RST_n U5

S IC FL 32G KE4CN5B6A FBGA 169P ABO ! eMSAM32G@

12

C5561U_0201_6.3V6M

@

C5561U_0201_6.3V6M

@1

@

C5571U_0201_6.3V6M

@1

2

U20

S IC FL 32G H26M64003DQR FBGA 169P ABO ! eMHYN32G@

SA000068C20

U20

S IC FL 32G H26M64003DQR FBGA 169P ABO ! eMHYN32G@

SA000068C20

C56668P_0201_25V8

XEMC@

C56668P_0201_25V8

12

Định dạng
Số trang	32
Dung lượng	1,34 MB