1. Trang chủ
  2. » Kỹ Thuật - Công Nghệ

Acer aspire one AO521 (quanta ZH9) AMD laptop schematics

38 11 0

Đang tải... (xem toàn văn)

Tài liệu hạn chế xem trước, để xem đầy đủ mời bạn chọn Tải xuống

THÔNG TIN TÀI LIỆU

Thông tin cơ bản

Tiêu đề Acer Aspire One AO521 (Quanta ZH9) AMD Laptop Schematics
Trường học Quanta Computer Inc.
Chuyên ngành Computer Engineering
Thể loại Dự án
Năm xuất bản 2010
Thành phố Geneva
Định dạng
Số trang 38
Dung lượng 1,16 MB

Các công cụ chuyển đổi và chỉnh sửa cho tài liệu này

Nội dung

PROJECT : ZH9 Quanta Computer Inc.. PROJECT : ZH9 Quanta Computer Inc... PROJECT : ZH9 Quanta Computer Inc.. R change 140ohm For thevoltage level mismatch, the Red is higher LVDS POWE

Trang 1

A A

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

P15

DDR III,800 MT/s Channel A

HDTP4

HyperTransport LINK0 CPU I/F

SATA III(6 PORTS)

4X1 PCIE GEN2 I/F

P20USB PORT

P20CCD

3GP23

73

1

(Left)(Lower Right) (Upper Right)

Thermal Protection

P34

K125 (Athlon SC) 12W HT1 K325 (Athlon DC) 12W HT1

8

hexainf@hotmail.com

Trang 2

HT_CADINN0

HT_CADINP8 HT_CADINN13

HT_CTLOUTN1 HT_CTLINP0

HT_CADOUTP10

HT_CADOUTP13 HT_CADOUTN15

HT_CADOUTP4

HT_CADOUTN11 HT_CADOUTN12

HT_CADINP2 HT_CADINP7

HT_CTLOUTP1 HT_CADINP5

HT_CADINN14

HT_CTLOUTP0 HT_CLKINP0

HT_CADOUTN1 HT_CADOUTN3

HT_CADINN1

HT_CADINP9

HT_CADOUTP1

HT_CADOUTN10 HT_CADOUTN13

HT_CADINP0 HT_CADINP3

HT_CADOUTP0

HT_CADOUTN4

HT_CADINN2 HT_CADINN7

HT_CLKINN0

HT_CADINN5 HT_CADINP10 HT_CADINN15

HT_CLKINN1

HT_CADOUTP5 HT_CADOUTP7 HT_CADINN9

HT_CADINP15

HT_CLKOUTN1 HT_CLKINP1

HT_CADOUTN8

HT_CADOUTP14 HT_CADOUTP15

HT_CADINN3

HT_CADINN11 HT_CADINP12

HT_CADOUTP8 HT_CADOUTP9

HT_CLKOUTN0

HT_CTLINN1 HT_CTLINP1

HT_CADOUTN2 HT_CADINP1

HT_CADINN4

HT_CADINN10 HT_CADINP11

HT_CADOUTN7 HT_CADINP6

HT_CLKOUTP1 HT_CADOUTP2

HT_CADOUTP12 HT_CADOUTN14

HT_CADINP4

HT_CADINN12 HT_CADINP13

HT_CTLOUTN0 HT_CTLINN0

HT_CADOUTN5 HT_CADOUTN6 HT_CADOUTN9

HT_CLKOUTP0 HT_CADOUTN0 HT_CADOUTP6

L0_CADIN_L15 W6

L0_CADIN_H14 U6

L0_CADIN_L14 U5

L0_CADIN_H13 R7

L0_CADIN_L13 R6

L0_CADIN_H12 P6

L0_CADIN_L12 P5

L0_CADIN_H11 L6

L0_CADIN_L11 L5

L0_CADIN_H10 J6

L0_CADIN_L10 J5

L0_CADIN_H9 H4

L0_CADIN_L9 H3

L0_CADIN_H8 G6

L0_CADIN_L8 G5

L0_CADIN_H7 T3

L0_CADIN_L7 T4

L0_CADIN_H6 T2

L0_CADIN_L6 T1

L0_CADIN_H5 P3

L0_CADIN_L5 P4

L0_CADIN_H4 P2

L0_CADIN_L4 P1

L0_CADIN_H3 M2

L0_CADIN_L3 M1

L0_CADIN_H2 K3

L0_CADIN_L2 K4

L0_CADIN_H1 K2

L0_CADIN_L1 K1

L0_CADIN_H0 H2

L0_CADIN_L0 H1

L0_CADOUT_H15 AB6 L0_CADOUT_L15 AB5 L0_CADOUT_H14 AB9 L0_CADOUT_L14 AB8 L0_CADOUT_H13 AC7 L0_CADOUT_L13 AC6 L0_CADOUT_H12 AE6 L0_CADOUT_L12 AE5 L0_CADOUT_H11 AE9 L0_CADOUT_L11 AE8 L0_CADOUT_H10 AH3 L0_CADOUT_L10 AH4 L0_CADOUT_H9 AK3 L0_CADOUT_L9 AK4 L0_CADOUT_H8 AH1 L0_CADOUT_L8 AH2 L0_CADOUT_H7 Y1 L0_CADOUT_L7 Y2 L0_CADOUT_H6 Y4 L0_CADOUT_L6 Y3 L0_CADOUT_H5 AB1 L0_CADOUT_L5 AB2 L0_CADOUT_H4 AB4 L0_CADOUT_L4 AB3 L0_CADOUT_H3 AD4 L0_CADOUT_L3 AD3 L0_CADOUT_H2 AF1 L0_CADOUT_L2 AF2 L0_CADOUT_H1 AF4 L0_CADOUT_L1 AF3 L0_CADOUT_H0 AK1 L0_CADOUT_L0 AK2

L0_CLKIN_H1 M8

L0_CLKIN_L1 M7

L0_CLKIN_H0 M3

L0_CLKIN_L0 M4

L0_CTLIN_H0 V2

L0_CTLIN_L0

V4 L0_CTLOUT_L0 V3

L0_CLKOUT_H0 AD1 L0_CLKOUT_L0 AD2

L0_CLKOUT_H1 AF6 L0_CLKOUT_L1 AF5

L0_CTLIN_H1 Y6

L0_CTLIN_L1

Y8 L0_CTLOUT_L1 Y9

Trang 3

M_A_DQ35M_A_DQ32M_A_DQ34

M_A_DQ25

M_A_DQ38

M_A_DQ42

M_A_DQ39M_A_DQ41

M_A_DQ46M_A_DQ43M_A_DQ45

M_A_DQ47

M_A_DQ58M_A_DQ55M_A_DQ57

M_A_DQ48

M_A_DQ61M_A_DQ63

M_A_DQ59

M_A_DQ49M_A_A0

M_A_DQ8M_A_DQ5M_A_DQ7

M_A_DM6

M_A_DM1

M_A_DM7

M_A_DM2M_A_DM4

M_A_DQ23

M_A_DQ20M_A_DQ22

M_A_DQ13M_A_A15

M_A_DQ3M_A_A11

MB_CHECK6K31

MB_CHECK5G32

MB_CHECK4F32

MB_CHECK3L33

MB_CHECK2K32

MB_CHECK1H31

MB_CHECK0G33

MB_DQS_H8J33

MB_DQS_L8H32

MB_DQS_H7AM14

MB_DQS_L7AN14

MB_DQS_H6AL20

MB_DQS_L6AM20

MB_DQS_H5AN26

MB_DQS_L5AM26

MB_DQS_H4AN30

MB_DQS_L4AM30

MB_DQS_H3D33

MB_DQS_L3D32

MB_DQS_H2B28

MB_DQS_L2A28

MB_DQS_H1A21

MB_DQS_L1B20

MB_DQS_H0B16

MB_DQS_L0A15

MB_CLK_H7AN22

MB_CLK_L7AM22

MB_CLK_H6AN21

MB_CLK_L6AM21

MB_CLK_H5AA32

MB_CLK_L5AA33

MB_CLK_H4AB33

MB_CLK_L4AB32

MB_CLK_H3AB31

MB_CLK_L3AB30

MB_CLK_H2AD31

MB_CLK_L2AD30

MB_CLK_H1C22

MB_CLK_L1B22

MB_CLK_H0A22

MB_CLK_L0A23

MB_CKE1N33MB_CKE0P32

MB1_ODT0AH31 MB1_ODT1AK31

MB0_ODT0AH33 MB0_ODT1AK32

MB1_CS_L1AK33

MB1_CS_L0AF33

MB0_CS_L1AJ32

MB0_CS_L0AF31

MB_RAS_LAF32MB_CAS_LAH32MB_WE_LAG33MB_RESET_LL32

FREE|MB_EVENT_LM33

MB_DATA63 AN13MB_DATA62 AL14MB_DATA61 AL16MB_DATA60 AN17MB_DATA59 AN12MB_DATA58 AM12MB_DATA57 AM16MB_DATA56 AN16MB_DATA55 AL18MB_DATA54 AN19MB_DATA53 AM24MB_DATA52 AN24MB_DATA51 AM18MB_DATA50 AN18MB_DATA49 AL22MB_DATA48 AN23MB_DATA47 AM25MB_DATA46 AL26MB_DATA45 AN28MB_DATA44 AL28MB_DATA43 AL24MB_DATA42 AN25MB_DATA41 AN27MB_DATA40 AM28MB_DATA39 AM29MB_DATA38 AL30MB_DATA37 AL32MB_DATA36 AL33MB_DATA35 AK28MB_DATA34 AN29MB_DATA33 AM31MB_DATA32 AM32MB_DATA31 E33MB_DATA30 D31MB_DATA29 B31MB_DATA28 A31MB_DATA27 F33MB_DATA26 F31MB_DATA25 C32MB_DATA24 B32MB_DATA23 C30MB_DATA22 A29MB_DATA21 B26MB_DATA20 A26MB_DATA19 B30MB_DATA18 A30MB_DATA17 A27MB_DATA16 C26MB_DATA15 A24MB_DATA14 B24MB_DATA13 C18MB_DATA12 A18MB_DATA11 A25MB_DATA10 C24MB_DATA9 C20MB_DATA8 A19MB_DATA7 C16MB_DATA6 A16MB_DATA5 B14MB_DATA4 A13MB_DATA3 B18MB_DATA2 A17MB_DATA1 C14MB_DATA0 A14

MB_DM8 H33MB_DM7 AN15MB_DM6 AN20MB_DM5 AK26MB_DM4 AN31MB_DM3 C33MB_DM2 C28MB_DM1 A20MB_DM0 D14

R285 *0/J_4R285 *0/J_4

MA_ADD15P30MA_ADD14M29MA_ADD13AG28MA_ADD12P28MA_ADD11T30MA_ADD10AC28MA_ADD9P27MA_ADD8R26MA_ADD7R27MA_ADD6U28MA_ADD5V30MA_ADD4U27MA_ADD3Y30MA_ADD2AB29MA_ADD1W29MA_ADD0AC26MA_BANK2R29MA_BANK1AC29MA_BANK0AE28

MA_DM8 H30

MA_CHECK7K30

MA_CHECK6J29

MA_CHECK5G29

MA_CHECK4F29

MA_CHECK3L28

MA_CHECK2L29

MA_CHECK1H29

MA_CHECK0H27

MA_DQS_H8J27

MA_DQS_L8J26

MA_DQS_H7AJ11

MA_DQS_L7AK12

MA_DQS_H6AG15

MA_DQS_L6AH15

MA_DQS_H5AH22

MA_DQS_L5AG22

MA_DQS_H4AG26

MA_DQS_L4AH26

MA_DQS_H3E28

MA_DQS_L3F28

MA_DQS_H2E25

MA_DQS_L2F25

MA_DQS_H1G17

MA_DQS_L1H17

MA_DQS_H0E12

MA_DQS_L0F12

MA_CLK_H7AK18

MA_CLK_L7AJ17

MA_CLK_H6AH17

MA_CLK_L6AG17

MA_CLK_H5Y28

MA_CLK_L5Y27

MA_CLK_H4AB27

MA_CLK_L4AB26

MA_CLK_H3W27

MA_CLK_L3W26

MA_CLK_H2P26

MA_CLK_L2M26

MA_CLK_H1D18

MA_CLK_L1F19

MA_CLK_H0E20

MA_CLK_L0E19

MA_CKE1M30MA_CKE0M28

MA1_ODT0AF27 MA1_ODT1AJ29

MA0_ODT0AG29 MA0_ODT1AJ30

MA1_CS_L1AH29

MA1_CS_L0AE29

MA0_CS_L1AH30

MA0_CS_L0AF29

MA_RAS_LAC27MA_CAS_LAF30MA_WE_LAE27MA_RESET_LL27

FREE|MA_EVENT_LM32

MA_DM7 AL12MA_DM6 AK16MA_DM5 AK22MA_DM4 AJ27MA_DM3 E27MA_DM2 E23MA_DM1 H19MA_DM0 G14

hexainf@hotmail.com

Trang 4

+CPUVDDA+CPUVDDA

CLK_CPU_BCLKN_C+CPUVDDA

CPU_SVC_R

H_THERMDCCPU_LDT_RST#

CPU_SVD_R

CPU_TRST#

CPU_TDI

CPU_DBRDYCPU_TMS

CPU_TCKCPU_ALERT_L

H_THERMDACLK_CPU_BCLKN

CLK_CPU_BCLKP

CPU_DBREQ#

CPU_DBREQ#

CPU_PRESENT_LRSVD3

CPU_HTREF1CPU_VLDT_FB_H

CPU_M_VREFM_ZNM_ZP

CPU_TEST29_H_FBCLKOUT_PCPU_TEST25_H_BYPASSCLK_H

CPU_TEST25_L_BYPASSCLK_L

CPU_TEST25_L_BYPASSCLK_LCPU_TEST25_H_BYPASSCLK_H

CPU_TEST6_DIECRACKMONCPU_TEST2CPU_TEST7_ANALOG_TCPU_TEST3

CPU_TEST15_BP1CPU_TEST21_SCANENCPU_TEST20_SCANCLK2

CPU_ALERT_LTHERM_ALERT#

+1.5VSUS

+1.5VSUS

+1.5VSUS+1.5V

+3V

+3V

+3V

+1.5V+2.5V

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

ZH9

Serial VID To override VID,

Remove three 0ohms and install 220ohm of CPU_PWRGD to GND

SVC SVD Voltage Output

0 0 1 1

1.1V 1.0V 0.9V 0.8V

VFIX MODE(Don't Support)

CPU Thermal monitor(THM)

<check list>

Layout Note:Routing 10:10 mils and awayfrom noise source with ground gard

ADDRESS: 0x4C(98H)(1001100)

Keep trace from resisor to CPU within 0.6"

keep trace from caps to CPU within 1.2"

W/S= 15 mil/20mil

250mA

W/S= 15 mil/20mil

CPU CLK

Place them to CPU within 1.5"

Route as 80ohm, diffCLOSE TO CPU WITHIN 1"

route as differential as short as possible

testpoint under package

<20091029(A1A)_47337_ASB2_scl_nda_1.00>

CPU_PRESENT_L net are pulled up to VDDIO with 1KohmCPU_TEST20_SCANCLK2 and CPU_TEST21_SCANEN net are pulled down to GND with 1Kohm

<Layout note>

Keep net PWRGD, LDT_STOP#, LDT_RST# no stub

SideBand Temp sense I2C

<20091202(A1A)_Confirm with AMD's Reden>

RSVD_SA0 is a VSS pin, so connect to GND

<20091202(A1A)_Confirm with AMD's Reden>

CPU_TEST23_TSTUPD PD with 1K and add a test point

CPU FAN(THM)

HDT Connector

FAN CONNFollow PDC pin define

R512.2K/J_4R512.2K/J_4

C431 *HDT@0.1U/10V_4

C431 *HDT@0.1U/10V_4

U15

*G786P81UU15

*G786P81U

VCC 1DXP 2DXN 3GND 5

T81

C290.01U/25V_4C290.01U/25V_4

T58

R451K/J_4R451K/J_4

R267 1K/J_4R267 1K/J_4R55 1K/J_4R55 1K/J_4

Q18

*HDT@FDV301NQ18

R266

*200/J_4R266

*200/J_4

C316

*2200P/50V_4C316

*2200P/50V_4

R31 *0/short_6R31 *0/short_6

C366 3900P/25V_4C366 3900P/25V_4

R331 *1K/J_4R331 *1K/J_4

R275

*10K/J_4R275

*10K/J_4

T60

R532.2K/J_4R532.2K/J_4

Q6

MMBT3904Q6

R124 1K/J_4R124 1K/J_4

R312 *0/short_4R312 *0/short_4

T78

Q7MMBT3904Q7MMBT3904

13

R128 510/F_4R128 510/F_4

R411 *0/short_4

R411 *0/short_4

R3910K/J_4R3910K/J_4

L37 3A/30ohm_6L37 3A/30ohm_6

R76 44.2/F_4R76 44.2/F_4R75 44.2/F_4R75 44.2/F_4

R3410K/J_4R3410K/J_4

R330 *300/J_4R330 *300/J_4

D3 RB501V-40D3 RB501V-40

21

R274 1K/J_4R274 1K/J_4R123 1K/J_4R123 1K/J_4

R135 510/F_4R135 510/F_4

R310 80.6/F_4R310 80.6/F_4T63

T79

R307 300/J_4R307 300/J_4

AN8 TCKAK8 TRST_LAL8 TDI

DIG_T B5ANALOGOUTBURNIN_L D7AM4

SINGLECHAIN AJ8SCANCLK2 AM7SCANSHIFTENTSTUPD AK9AG8

SCANCLK1 AK7

BP0

E8 BP1D9 BP2C8 BP3F8

FBCLKOUT_H B10FBCLKOUT_L A10

R314169/F_4R314169/F_4

R271 39.2/F_4R271 39.2/F_4

R308 300/J_4R308 300/J_4

D2 RB501V-40D2 RB501V-40

21

C3614.7U/6.3V_6C3614.7U/6.3V_6

R4410K/J_4R4410K/J_4

R482.2K/J_4R482.2K/J_4

R321 *2.2K/J_4R321 *2.2K/J_4

R313 *220/J_4R313 *220/J_4

R54 1K/J_4R54 1K/J_4

R323 *0/short_4R323 *0/short_4

R328 *1K/J_4R328 *1K/J_4

R3241K/F_4R3241K/F_4

R269 1K/J_4R269 1K/J_4

T82

CN13

FAN CONNCN13

FAN CONN

13

R276 *10K/J_4R276 *10K/J_4

R501K/J_4R501K/J_4

R270 *300/J_4R270 *300/J_4R127 *300/J_4R127 *300/J_4

R329 *220/J_4R329 *220/J_4

R273 *0/short_4R273 *0/short_4

R46 *0/short_4R46 *0/short_4

Q5MMBT3904Q5MMBT3904

C315

*0.1U/10V_4C315

*0.1U/10V_4

R309 300/J_4R309 300/J_4R319 300/J_4R319 300/J_4

R264 1K/J_4R264 1K/J_4

R317 *220/J_4R317 *220/J_4

C3440.01U/25V_4C3440.01U/25V_4

T59

Q9MMBT3904Q9MMBT3904

13

R322 1K/J_4R322 1K/J_4

C372180P/50V_4C372180P/50V_4

R318 *0/short_4R318 *0/short_4

T15

R521K/J_4R521K/J_4

R125 *0/short_4R125 *0/short_4

T7

R371

*HDT@4.7K/J_4R371

*HDT@4.7K/J_4

R41 *0/J_4R41 *0/J_4

R421K/J_4R421K/J_4Q8

MMBT3904Q8MMBT3904

13

R47 1K/J_4R47 1K/J_4

R272 *0/short_4R272 *0/short_4

R265 300/J_4R265 300/J_4

R126 *300/J_4R126 *300/J_4

Trang 5

PROCESSOR POWER AND GROUND

DECOUPLING BETWEEN PROCESSOR AND DIMMs

PLACE CLOSE TO PROCESSOR AS POSSIBLE

<20091202(A1A)_Follow Bimini Rev1.2>

Add two 10uF for +1.5VSUS

C730.22U/6.3V_4C730.22U/6.3V_4

C12422U/6.3V_8C12422U/6.3V_8

C3250.22U/6.3V_4C3250.22U/6.3V_4

C3560.22U/6.3V_4C3560.22U/6.3V_4

C323180P/50V_4C323180P/50V_4

C3270.1U/10V_4C3270.1U/10V_4

C3220.22U/6.3V_4C3220.22U/6.3V_4

C12222U/6.3V_8C12222U/6.3V_8

R351 *0/short_8R351 *0/short_8

C884.7U/6.3V_6C884.7U/6.3V_6

C130180P/50V_4C130180P/50V_4C85

22U/6.3V_8C8522U/6.3V_8

C12910U/6.3V_8C12910U/6.3V_8

C8422U/6.3V_8C8422U/6.3V_8

C352180P/50V_4C352180P/50V_4

C11210U/6.3V_8C11210U/6.3V_8

C974.7U/6.3V_6C974.7U/6.3V_6

C77180P/50V_4C77180P/50V_4

C1090.22U/6.3V_4C1090.22U/6.3V_4

C3210.22U/6.3V_4C3210.22U/6.3V_4

C3194.7U/6.3V_6C3194.7U/6.3V_6

VSS_137 AB7VSS_138 AC1VSS_139 AC11VSS_140 AC13VSS_141 AC2VSS_142 AC21VSS_143 AC22

VSS_144

AC23

VSS_145

AC8 VSS_146AC9 VSS_147AD10 VSS_148AD13 VSS_149AD16 VSS_150AD20

VSS_151

AD22 VSS_152AD23 VSS_153AD24 VSS_154AE1 VSS_155AE10 VSS_156AE11

VSS_157

AE13 VSS_158AE16 VSS_159AE2 VSS_160AE20 VSS_161AE22 VSS_162AE24 VSS_163AE25 VSS_164AE4

VSS_165

AE7 VSS_166AF26 VSS_167AF7

VSS_195 AK23

VSS_196 AK25VSS_197 AK27VSS_198 AK29VSS_199 AJ5VSS_200 AH6VSS_201 AL31VSS_202 AM1VSS_203 AM13

VSS_205 AM15VSS_206 AM17

VSS_207

AM19

VSS_208 AM23VSS_209 AM27VSS_210 AM33VSS_211 AN2VSS_212 AN32

C324180P/50V_4C324180P/50V_4

C1054.7U/6.3V_6C1054.7U/6.3V_6

C9622U/6.3V_8C9622U/6.3V_8

C8722U/6.3V_8C8722U/6.3V_8

N10

C3500.22U/6.3V_4C3500.22U/6.3V_4

C1200.22U/6.3V_4C1200.22U/6.3V_4

C3260.22U/6.3V_4C3260.22U/6.3V_4

C12122U/6.3V_8C12122U/6.3V_8

C3430.22U/6.3V_4C3430.22U/6.3V_4

C1140.22U/6.3V_4C114

4.7U/6.3V_6C3604.7U/6.3V_6

C83180P/50V_4C83180P/50V_4

C3290.22U/6.3V_4C3290.22U/6.3V_4

C750.22U/6.3V_4C750.22U/6.3V_4

C784.7U/6.3V_6C784.7U/6.3V_6

C3684.7U/6.3V_6C3684.7U/6.3V_6C317

22U/6.3V_8C31722U/6.3V_8

C35422U/6.3V_8C35422U/6.3V_8

C3180.01U/25V_4C3180.01U/25V_4

C760.22U/6.3V_4C760.22U/6.3V_4

C38022U/6.3V_8C38022U/6.3V_8

C1064.7U/6.3V_6C1064.7U/6.3V_6

C1100.01U/25V_4C1100.01U/25V_4

C1080.22U/6.3V_4C1080.22U/6.3V_4

C37122U/6.3V_8C37122U/6.3V_8

VDD_44 P20VDD_47 R14VDD_48 R16VDD_58 V24

VDD_82 AD21VDD_81 AD18VDD_80 AD14VDD_79 AD12VDD_78 AD11VDD_75 AC24VDD_74 AC12VDD_73 AC10VDD_72 AB13VDD_71 AB11VDD_69 AA24VDD_68 AA12VDD_67 AA10

VDD_57 V19VDD_56 V16VDD_55 V14VDD_54 T20VDD_53 T18VDD_77 AC5

VDD_52 T15VDD_51 T10VDD_49 R19

C320180P/50V_4C320180P/50V_4

VDDR_8 AN10VDDR_6 AL10VDDR_7 AM10

VDDNB_1 A3VDDNB_2 A4VDDNB_3 B3VDDNB_4 B4VDDNB_5 C3VDDNB_6 C4

VLDT_A_1 F1VLDT_A_2 F2VLDT_A_3 F3VLDT_A_4 F4VLDT_B_1 AL1VLDT_B_2 AL2VLDT_B_3 AL3VLDT_B_4 AL4

VDDR_1 A12VDDR_2 B12

PROGEN_L B11

FREE_1 G7FREE_2 B7FREE_3 AH8FREE_4 AJ6FREE_5 B25FREE_6 AM3FREE_8 P9FREE_9 P8FREE_7 AN11

C328

0.1U/10V_4C328

0.1U/10V_4

C7910U/6.3V_8C7910U/6.3V_8

hexainf@hotmail.com

Trang 6

HT_CADOUTN3

HT_CADOUTP7

HT_CADOUTN14HT_CADOUTP10

HT_CADOUTP14HT_CADOUTP15

HT_CADOUTN2

HT_CADOUTN6

HT_CADOUTN13HT_CADOUTP9

HT_CTLINP1

HT_CLKINN0HT_CLKINN1

HT_CADINN0

HT_CADINN11HT_CADINN4

HT_CADINP11

HT_CADINP4

HT_CADINN8HT_CADINP8HT_CADINP5HT_CADINN1

HT_CADINN5

HT_CADINN15HT_CADINP15

HT_CADINP1

HT_CADINN6

HT_CADINP2HT_CADINP0

HT_CADINN2

HT_CADINN9

HT_CADINP12HT_CADINP6

HT_CADINN12HT_CADINN13

HT_CADINP7

HT_CADINP9

HT_CADINP3

HT_CADINN7HT_CADINN3

HT_CADINN10

HT_CADINP13HT_CADINP14HT_CADINN14HT_CADINP10

HT_CTLINP0HT_CTLOUTP0

HT_CTLOUTN1HT_CLKOUTN1HT_CLKOUTN0

SPM_DQ2

SPM_DQ4SPM_DQ1

SPM_DQ7SPM_DQ3

SPM_DQ6

SPM_DQ9SPM_DQ14SPM_DQ10SPM_DQ13SPM_DQ12SPM_DQ11SPM_DQ8

SPM_DQ14

SPM_DQ6SPM_DQ3

SPM_DQ10SPM_DQ12

SPM_DM0SPM_A13

SPM_COMPP

SPM_A2SPM_A0

SPM_BA0

SPM_CKESPM_WE#

SPM_A1

SPM_A6SPM_A4

SPM_CLKPSPM_CLKN

+1.1V_NB_IOPLLVDD+1.8V_NB_IOPLLVDD18

<20091202(A1A)_Confirm with Acer Jimmy>

side port memory use DD3

<BOM Note>

w/ sideport: U7:

AKD5LGGT506 : SAMSUNG DDRIII 800 1Gb K4W1G1646E-HC12 LF AKD5LZGTW04 : HYNIX DDRIII 800 1Gb H5TQ1G63BFR-12C LF AKD5LGGT700 : ATI DDRIII 800 1Gb 23EY2387MA12-SZ LF+HF w/o sideport: U7 Non-stuff

<BOM NOTE>

w/ sideport: L45,L46:CX8PG221003 w/o sideport: L45,L46:CS00003J951(0ohm)

T52

R359 SPM@40.2/F_4R359 SPM@40.2/F_4

C413SPM@0.1U/10V_4C413SPM@0.1U/10V_4

C436SPM@10U/6.3V_8C436SPM@10U/6.3V_8

R357SPM@1K/F_4R357SPM@1K/F_4C418

SPM@0.1U/10V_4C418SPM@0.1U/10V_4

HT_TXCAD14P M21HT_TXCAD14N P21

HT_TXCAD13P M19HT_TXCAD13N L18

HT_TXCAD12P L19HT_TXCAD12N J19

HT_TXCAD11P J18HT_TXCAD11N K17

HT_TXCAD10P J20HT_TXCAD10N J21

HT_TXCAD6P K24HT_TXCAD6N K25

HT_TXCAD5P J25HT_TXCAD5N J24

HT_TXCAD4P H23HT_TXCAD4N H22

HT_TXCAD3P F23HT_TXCAD3N F22

HT_TXCAD2P F24HT_TXCAD2N F25

MEM_DQS0P/DVO_IDCKP(NC) Y17

MEM_DQS0N/DVO_IDCKN(NC) W18

MEM_DQS1P(NC) AD20MEM_DQS1N(NC) AE21

MEM_DQ0/DVO_VSYNC(NC) AA18

MEM_DQ1/DVO_HSYNC(NC) AA20

MEM_DQ2/DVO_DE(NC) AA19

MEM_DQ3/DVO_D0(NC) Y19MEM_DQ4(NC) V17MEM_DQ5/DVO_D1(NC) AA17MEM_DQ6/DVO_D2(NC) AA15MEM_DQ7/DVO_D4(NC) Y15MEM_DQ8/DVO_D3(NC) AC20MEM_DQ9/DVO_D5(NC) AD19MEM_DQ10/DVO_D6(NC) AE22MEM_DQ11/DVO_D7(NC) AC18MEM_DQ12(NC) AB20MEM_DQ13/DVO_D9(NC) AD22MEM_DQ14/DVO_D10(NC) AC22

R115 301/F_4R115 301/F_4

R356SPM@1K/F_4R356SPM@1K/F_4

R377SPM@1K/F_4R377SPM@1K/F_4

C417SPM@0.1U/10V_4C417SPM@0.1U/10V_4

C414SPM@0.1U/10V_4C414SPM@0.1U/10V_4

C441SPM@1U/10V_4C441SPM@1U/10V_4

R366SPM@1K/F_4R366SPM@1K/F_4

C440SPM@0.1U/10V_4C440SPM@0.1U/10V_4

R378 *0/short_6R378 *0/short_6

L46 BOM@1.4A/220ohm_6L46 BOM@1.4A/220ohm_6

C410SPM@2.2U/6.3V_6C410SPM@2.2U/6.3V_6

R373SPM@243/F_4R373SPM@243/F_4

R376 SPM@10K/J_4

R376 SPM@10K/J_4

R379SPM@1K/F_4R379SPM@1K/F_4

L45 BOM@1.4A/220ohm_6L45 BOM@1.4A/220ohm_6

VSSQ#D1 D1

VSS#A9 A9VSS#E1 E1VSS#B3 B3

NC#J1

J1

VDD#B2 B2VDD#D9 D9

VDDQ#A1 A1

VDDQ#A8 A8

VDDQ#C1 C1VDDQ#C9 C9

VSSQ#B1 B1VSSQ#B9 B9VSSQ#D8 D8VSSQ#E2 E2

VSS#J8 J8

VSS#M1 M1

VSS#M9 M9

VSS#P1 P1VSS#P9 P9VSS#T1 T1VSS#T9 T9

VDDQ#D2 D2

R161 *SPM@100/F_4R161 *SPM@100/F_4

C443SPM@0.1U/10V_4C443SPM@0.1U/10V_4

R320 301/F_4R320 301/F_4

R365SPM@1K/F_4R365SPM@1K/F_4

C409SPM@2.2U/6.3V_6C409SPM@2.2U/6.3V_6

C439SPM@10U/6.3V_8C439SPM@10U/6.3V_8

Trang 7

A_TXP1_C A_TXN1_C

A_TXN3_C A_TXN2_C A_TXP2_C

PCIE_RXN0 PCIE_RXP0

PCIE_TXN0_C PCIE_TXP0_C

A_TXN0_C

PCIE_TXN2_C PCIE_TXP2_C PCIE_RXN2

PCIE_RXP2

PCIE_RXP1

PCIE_TXN1_C

TX1_HDMI+_C TX1_HDMI-_C

TXC_HDMI+_C TXC_HDMI-_C

TX2_HDMI+_C

TX0_HDMI+_C TX0_HDMI-_C TX2_HDMI-_C

C396 HDM@0.1U/10V_4 C396 HDM@0.1U/10V_4

C419 3G@0.1U/10V_4 C419 3G@0.1U/10V_4

C426 0.1U/10V_4 C426 0.1U/10V_4

C393 HDM@0.1U/10V_4 C393 HDM@0.1U/10V_4

C423 0.1U/10V_4 C423 0.1U/10V_4

R168 1.27K/F_4 R168 1.27K/F_4

C397 HDM@0.1U/10V_4 C397 HDM@0.1U/10V_4

C433 0.1U/10V_4 C433 0.1U/10V_4 C435 0.1U/10V_4 C435 0.1U/10V_4

C427 0.1U/10V_4 C427 0.1U/10V_4

C437 0.1U/10V_4 C437 0.1U/10V_4

C392 HDM@0.1U/10V_4 C392 HDM@0.1U/10V_4

C216 0.1U/10V_4 C216 0.1U/10V_4

C395 HDM@0.1U/10V_4 C395 HDM@0.1U/10V_4

C430 0.1U/10V_4 C430 0.1U/10V_4

C406 HDM@0.1U/10V_4 C406 HDM@0.1U/10V_4

C420 0.1U/10V_4 C420 0.1U/10V_4

GPP_TX2P AA2 GPP_TX2N AA1 GPP_TX3P Y1 GPP_TX3N Y2

SB_RX3P W5

SB_RX3N Y5

GPP_RX2P AD1

GPP_RX2N AD2

GPP_RX3P V5

GPP_RX3N W6

SB_TX0P AD7 SB_TX0N AE7 SB_TX1P AE6 SB_TX1N AD6

SB_RX0P AA8

SB_RX0N Y8

SB_RX1P AA7

SB_RX1N Y7

PCE_CALRP(PCE_BCALRP) AC8 PCE_CALRN(PCE_BCALRN) AB8

SB_TX2N AC6 SB_RX2P

AA5 SB_RX2N

AB6

GPP_RX0P AE3

GPP_RX0N AD4

GPP_RX1P AE2

GPP_RX1N AD3

GPP_TX0P AC1 GPP_TX0N AC2 GPP_TX1P AB4 GPP_TX1N AB3

GFX_RX0P D4

GFX_RX0N C4

GFX_RX1P A3

GFX_RX1N B3

GFX_RX2P C2

GFX_RX2N C1

GFX_RX3P E5

GFX_RX3N F5

GFX_RX4P G5

GFX_RX4N G6

GFX_RX5P H5

GFX_RX5N H6

GFX_RX6P J6

GFX_RX6N J5

GFX_RX7P J7

GFX_RX7N J8

GFX_RX8P L5

GFX_RX8N L6

GFX_RX9P M8

GFX_RX9N L8

GFX_RX10P P7

GFX_RX10N M7

GFX_RX11P P5

GFX_RX11N M5

GFX_RX12P R8

GFX_RX12N P8

GFX_RX13P R6

GFX_RX13N R5

GFX_RX14P P4

GFX_RX14N P3

GFX_RX15P T4

GFX_RX15N T3

GFX_TX0P A5 GFX_TX0N B5 GFX_TX1P A4 GFX_TX1N B4 GFX_TX2P C3 GFX_TX2N B2 GFX_TX3P D1 GFX_TX3N D2 GFX_TX4P E2 GFX_TX4N E1 GFX_TX5P F4 GFX_TX5N F3 GFX_TX6P F1 GFX_TX6N F2 GFX_TX7P H4 GFX_TX7N H3 GFX_TX8P H1 GFX_TX8N H2 GFX_TX9P J2 GFX_TX9N J1 GFX_TX10P K4 GFX_TX10N K3 GFX_TX11P K1 GFX_TX11N K2 GFX_TX12P M4 GFX_TX12N M3 GFX_TX13P M1 GFX_TX13N M2 GFX_TX14P N2 GFX_TX14N N1 GFX_TX15P P1 GFX_TX15N P2

GPP_TX4P Y4 GPP_TX4N Y3 GPP_TX5P V1 GPP_TX5N V2

GPP_RX4P U5

GPP_RX4N U6

GPP_RX5P U8

GPP_RX5N U7

C398 HDM@0.1U/10V_4 C398 HDM@0.1U/10V_4

C432 0.1U/10V_4 C432 0.1U/10V_4

C421 3G@0.1U/10V_4 C421 3G@0.1U/10V_4

C403 HDM@0.1U/10V_4 C403 HDM@0.1U/10V_4

C218 0.1U/10V_4 C218 0.1U/10V_4

hexainf@hotmail.com

Trang 8

NB_ALLOW_LDTSTOPNB_RST#_IN

AUX_CAL

TEST_ENSUS_STAT#_NB

CLK_NB_HTREFPCLK_NB_HTREFN

CLK_NBGFXNDAC_RSET

LCD_CLKLCD_DATA

+3V_NB_AVDD

+1.8V_NB_AVDDDI

+1.8V_NB_AVDDQ

+1.1V_NB_PLLVDDNB_ALLOW_LDTSTOP

+1.8V_NB_PLLVDD18

+1.8V_NB_VDDA18HTPLL

+1.8V_NB_VDDA18PCIEPLL

+1.8V_NB_VDDLT18+1.8V_NB_VDDLTP18

II

15mils 15mils

SCL:110mA CRB:125mA

SCL:0.3A CRB:0.22A CRB:0.23A@all +1.1V PLLs

DAC Analog power

DAC Digital power

PCIe PLL power

HT LINK PLL power

Graphics PLL power

DAC Bandgap Reference power

LVDS or DVI/ HDMI Digital power LVDS or DVI/ HDMI PLL power

<20090810(A1A)_46659_RS880_Errata_nda_1.10>

The R channel's term R change 140ohm (For thevoltage level mismatch, the Red is higher)

LVDS POWERLVDS BL_PWMLVDS BL_EN

Support Vari-Bright

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values

0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880M: Enables Side port memory

Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available

0 = Memory Side port available

Confirmed with AMD FAE RedenFollow Bimini Rev1.2 for PLLVDD18 to prevent noise couplingChange L8203 from bead to 3.9ohm

Note:Regarding LDT_STOP# signal,It's required within

40ns skew for both assertion and de-assertion between

NB and CPU.

<20100303(C3A)>

Change R354 from CS22202JB18(2.2K) toCS13002JB20(300ohm ) depend on themeasurement result, for LDTSTP# skewissue

C1632.2U/6.3V_6C1632.2U/6.3V_6

R336 1.4A/220ohm_6R336 1.4A/220ohm_6

R120 150/F_4R120 150/F_4

R346 *0/short_4R346 *0/short_4

R352 *0/J_4R352 *0/J_4

L41 1.4A/220ohm_6L41 1.4A/220ohm_6

R354300/J_4R354300/J_4

R156 SPM@0/J_4R156 SPM@0/J_4

R153 4.7K/J_4R153 4.7K/J_4

R364 ICK@4.7K/J_4R364 ICK@4.7K/J_4

T18

C3770.1U/10V_4C3770.1U/10V_4

L38 1.4A/220ohm_6L38 1.4A/220ohm_6

T27

R1442K/J_4R1442K/J_4

L10 1.4A/220ohm_6L10 1.4A/220ohm_6

C4701U/6.3V_4C4701U/6.3V_4

C174 2.2U/6.3V_6C174 2.2U/6.3V_6

R347 *150/F_4R347 *150/F_4

R121 1.4A/220ohm_6R121 1.4A/220ohm_6

R131 *0/short_4R131 *0/short_4

C4080.1U/10V_4C4080.1U/10V_4

C14622U/6.3V_8C14622U/6.3V_8

C1622.2U/6.3V_6C1622.2U/6.3V_6

R139 *0/short_4R139 *0/short_4

T26

R147 *3K/J_4R147 *3K/J_4

C155 2.2U/6.3V_6C155 2.2U/6.3V_6

R142 BOM@3K/J_4R142 BOM@3K/J_4

R129 150/F_4R129 150/F_4

C4991U/6.3V_4C4991U/6.3V_4

C386 2.2U/6.3V_6C386 2.2U/6.3V_6

L39 1.4A/220ohm_6L39 1.4A/220ohm_6

C159 2.2U/6.3V_6C159 2.2U/6.3V_6

C4151U/6.3V_4C4151U/6.3V_4

L40 1.4A/220ohm_6L40 1.4A/220ohm_6

C1602.2U/6.3V_6C1602.2U/6.3V_6R134 140/F_4R134 140/F_4

A8 DDC_DATA/AUX0N(NC)B8

THERMALDIODE_P AE8THERMALDIODE_N AD8

TXOUT_U0P(NC) B18TXOUT_L3N(DBG_GPIO2) B19

TXOUT_U0N(NC) A18TXOUT_U1P(PCIE_RESET_GPIO3) A17TXOUT_U1N(PCIE_RESET_GPIO2) B17

TXOUT_U2P(NC) D20TXOUT_U2N(NC) D21TXOUT_U3P(PCIE_RESET_GPIO5) D18

TXOUT_U3N(NC) D19TXCLK_LP(DBG_GPIO1) B16TXCLK_LN(DBG_GPIO3) A16TXCLK_UP(PCIE_RESET_GPIO4) D16TXCLK_UN(PCIE_RESET_GPIO1) D17

VDDLTP18(NC) A13VSSLTP18(NC) B13

A9

TESTMODE D13

HT_REFCLKN

C24 HT_REFCLKPC25

VSSLT3(VSS) C16VSSLT4(VSS) C18VSSLT5(VSS) C20

LVDS_DIGON(PCE_TCALRP) E9LVDS_BLON(PCE_RCALRP) F7LVDS_ENA_BL(PW M_GPIO2) G12VSSLT6(VSS) E20

DAC_SCL(PCE_RCALRN)

F8 DAC_SDA(PCE_TCALRN)E8

*300/J_4

C388 2.2U/6.3V_6C388 2.2U/6.3V_6

R3341.8K/J_4R3341.8K/J_4

R137 SPM@3K/J_4R137 SPM@3K/J_4

L15 1.4A/220ohm_6L15 1.4A/220ohm_6

C3694.7U/6.3V_6C3694.7U/6.3V_6

L14 1.4A/220ohm_6L14 1.4A/220ohm_6

R325 715/F_6R325 715/F_6

R122 1K/J_4R122 1K/J_4

-Open

U18

74LVC074

2

Trang 9

+3.3VAVDD

GNDAVDDDI

NC

RX881 RS880+1.1V

AVDDQ+1.1V

NC

+1.1V

PLLVDDRX881

+1.8V+1.8V

PLLVDD18+1.1V

+3.3VVDDA18HTPLL

VDDLT33VDD_MEM

GND

SCL:10A CRB:7.6A

SCL:0.4A CRB:0.68A

SCL:60mA CRB:60mA

SCL:0.7A CRB:0.64A

SCL:2.5A CRB:1.1A CRB:0.68A

+0.95V or +1.1V

SCL:0.6A

SCL:0.7A

Core Logic power

I/O Transform power

+3.3V I/O power PCIe TX Stage I/O power

PCIe Main I/O power

HT LINK Digital I/O power

HT LINK RX I/O power

HT LINK TX I/O power

Memory I/O Transform

CRB:25mA

Memory I/O

For Side Port +1.5V for DDR3 +1.8V for DDR2

If not support side port, connect to GND.

SCL:100mA

Without side-port: Connected to GND plane.

<BOM NOTE>

w/ sideport: C214:CH4102K1B03 ; C416:CH5102K9B06 w/o sideport: C214,C416:CS00002JB38(0ohm)

C1924.7U/6.3V_6C1924.7U/6.3V_6

C2060.1U/10V_4C2060.1U/10V_4

C416BOM@1U/10V_4C416BOM@1U/10V_4

C1980.1U/10V_4C1980.1U/10V_4C169

0.1U/10V_4C1690.1U/10V_4

C1870.1U/10V_4C1870.1U/10V_4

C2101U/10V_4C2101U/10V_4

C1700.1U/10V_4C1700.1U/10V_4

L17 1.4A/220ohm_6L17 1.4A/220ohm_6

C215SPM@0.1U/10V_4C215SPM@0.1U/10V_4

C1724.7U/6.3V_6C1724.7U/6.3V_6

C1560.1U/10V_4C1560.1U/10V_4

C2030.1U/10V_4C2030.1U/10V_4

C1900.1U/10V_4C1900.1U/10V_4

R145 *0/short_6R145 *0/short_6

R160 *0/short_6R160 *0/short_6

VDDC_4 J11VDDC_5 K15VDDPCIE_10 K9

VDDC_6 M12VDDC_7 L14VDDC_8 L11VDDC_9 M13VDDC_10 M15VDDC_11 N12VDDC_12 N14VDDC_13 P11VDDC_14 P13VDDC_15 P14VDDC_16 R12VDDC_17 R15VDDC_18 T11VDDC_19 T15VDDC_20 U12VDDC_21 T14

VDDG33_1(NC) H11VDDG33_2(NC) H12

VDD_MEM1(NC) AE10VDD_MEM2(NC) AA11VDD_MEM3(NC) Y11VDD_MEM4(NC) AD10VDD_MEM6(NC) AC10VDD_MEM5(NC) AB10

VDDA18PCIE_8

T10

VDDC_22 J16VDDPCIE_12 L9

VDDA18PCIE_9

R10

VDDPCIE_13 P9VDDPCIE_14 R9VDDPCIE_15 T9VDDPCIE_16 V9VDDPCIE_17 U9

C1910.1U/10V_4C1910.1U/10V_4

C1970.1U/10V_4C1970.1U/10V_4

C2124.7U/6.3V_6C2124.7U/6.3V_6

R179 SPM@0/J_6R179 SPM@0/J_6

C1680.1U/10V_4C1680.1U/10V_4

C1470.1U/10V_4C1470.1U/10V_4

C1640.1U/10V_4C1640.1U/10V_4

R152 *0/short_6R152 *0/short_6

C1931U/10V_4C1931U/10V_4

C1524.7U/6.3V_6C1524.7U/6.3V_6

C2070.1U/10V_4C2070.1U/10V_4

C1950.1U/10V_4C1950.1U/10V_4

R113 *0/short_6R113 *0/short_6

C1500.1U/10V_4C1500.1U/10V_4

R367 SPM@0/J_6R367 SPM@0/J_6R157 *0/short_6R157 *0/short_6

C226SPM@4.7U/6.3V_6C226SPM@4.7U/6.3V_6

C1750.1U/10V_4C1750.1U/10V_4

C1770.1U/10V_4C1770.1U/10V_4

C20910U/6.3V_8C20910U/6.3V_8

C219SPM@0.1U/10V_4C219SPM@0.1U/10V_4

C2114.7U/6.3V_6C2114.7U/6.3V_6

C2000.1U/10V_4C2000.1U/10V_4

C20810U/6.3V_8C20810U/6.3V_8C196

0.1U/10V_4C1960.1U/10V_4

C1880.1U/10V_4C1880.1U/10V_4

R159 *0/short_6R159 *0/short_6

C1660.1U/10V_4C1660.1U/10V_4

R163 *0/short_8R163 *0/short_8

C214BOM@0.1U/10V_4C214BOM@0.1U/10V_4

C1940.1U/10V_4C1940.1U/10V_4

C1991U/10V_4C1991U/10V_4

C2134.7U/6.3V_6C2134.7U/6.3V_6

C1670.1U/10V_4C1670.1U/10V_4

hexainf@hotmail.com

Trang 10

ALLOW_LDTSTOP

PCI_CLK0PCI_CLK2

PCIRST#

AD25AD27

CPU_PROCHOT#

LAD0

LDRQ0#_SBLAD2LFRAME#

LAD1LAD3

LDRQ1#_SBLPC_CLK0

CPU_LDT_STOP#

CPU_LDT_RST#

PCI_CLK4PCI_CLK1

PCIRST#_L

SERIRQSB820_MEMHOT#

INTRUDER_ALERT#

RTC_CLKVCCRTC_SB

CLK_SBSRCPCLK_SBSRCN

A_RXN2_CA_RXN3_CA_TXP0

A_RXP0_C

A_RXN1_C

A_TXN0A_RXP1_C

PCIE_CALRN_SBA_TXN1

PCIE_CALRP_SB

A_TXN2A_TXN3

A_RST#_SB_CA_RST#

25M_X225M_X1

VCCRTC_3VCCRTC_4

SB_NB_HTCLKPSB_NB_REFCLKP

A_RST#_AND

A_RST#_SB

VDDR_1.2_ENAD23

BOARD_ID4

BOARD_ID0BOARD_ID1BOARD_ID2BOARD_ID3

SB_LAN_CLKNSB_LAN_CLKP

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

ZH9

Quanta Computer Inc PROJECT :

ZH9

IC CTRL(605P)SB820M 218-0697014(FCBGA) P/N : AJ069700T01

INTRUDER_ALERT# Left not connected (Southbridge has 50-kohm internal pull-up to VBAT).

EC

<BOM Note>

ID0/1/2 P/N Model

000 AKD5LGGT506 SAM DDR3-800 1Gb K4W1G1646E-HC12

010 AKD5LGGT700 ATI DDR3-800 1Gb 23EY2387MA12-SZ

The Nile VDDR should be 0.9V all the time The 1.05V is only for DDR3_1333 which is not supported on Nile.

VDDR_1.2_EN:

1 : VDDR =1.05V 0: VDDR = 0.90V (Default)

MEM_1V5 is for gating the glitch on VDDR_1.2_EN

For VDDR <20100119(B2A)_Bimini Rev1.4>

Non-stuff U21,C429,C428,R372,R300(Nile doesn't support +1.05V forDDR3-1333)

Non-Stuff R345 (14M_25M_48M_OSC is S0 plane,

doesn't support WoL.)

C1161U/10V_4C1161U/10V_4

R78 *10K/J_4R78 *10K/J_4

R3551M/J_4R3551M/J_4

C181 0.1U/10V_4C181 0.1U/10V_4

R372 *33/J_4R372 *33/J_4

R345 *ICK@22/J_4R345 *ICK@22/J_4

CBE0# AA8CBE1# AD5CBE2# AD8CBE3# AA10FRAME# AE8DEVSEL# AB9

GNT0# AD12GNT1#/GPO44 AJ5GNT2#/GPO45 AH6GNT3#/CLK_REQ7#/GPIO46 AB12

SERR# AE4

CLKRUN# AB11

LAD0 J27LAD1 J26LAD2 H29LAD3 H28LFRAME# G28LDRQ0# J25

SERIRQ/GPIO48 AB19

PCICLK4/14M_OSC/GPO39 Y1

LPCCLK0 H24LPCCLK1 H25

AD0/GPIO0 AA1AD1/GPIO1 AA4AD2/GPIO2 AA3AD3/GPIO3 AB1AD4/GPIO4 AA5

PROCHOT# H21LDT_STP# G22LDT_PG K19

D19

CH500H-40D19

CH500H-40

R303 *10K/J_4R303 *10K/J_4

C11118P/50V_4C11118P/50V_4

R300 *0/J_4R300 *0/J_4

BT1RTC BATTBT1RTC BATT

1

R59 *0/J_4R59 *0/J_4

RP1 *ICK@0/short 4P2RRP1 *ICK@0/short 4P2R

R293 *0/short_4R293 *0/short_4

T83

RP3 *ICK@0/short 4P2RRP3 *ICK@0/short 4P2R

R296 BOM@10K/J_4R296 BOM@10K/J_4

C185 0.1U/10V_4C185 0.1U/10V_4

Q12MMBT3904Q12MMBT39042

C186 0.1U/10V_4C186 0.1U/10V_4

R2021K/J_4R2021K/J_4

C183 0.1U/10V_4C183 0.1U/10V_4

R64 *10K/J_4R64 *10K/J_4

R221150K/F_4R221150K/F_4

R22068.1K/F_4R22068.1K/F_4

C411 27P/50V_4C411 27P/50V_4

C102 150P/50V_4C102 150P/50V_4

C412 27P/50V_4C412 27P/50V_4

R97

*0/short_4R97

*0/short_4

C9318P/50V_4C9318P/50V_4

R302 *10K/J_4R302 *10K/J_4

R93 510/J_4R93 510/J_4

T74

T76

R94

*2.2K/J_4R94

*2.2K/J_4

R65 *0/short_4R65 *0/short_4

C115

*0.1U/10V_4C115

*0.1U/10V_4

C8110p/50V_4C8110p/50V_4C182 0.1U/10V_4

C182 0.1U/10V_4

R284 BOM@10K/J_4R284 BOM@10K/J_4

RP8 *ICK@0/short 4P2RRP8 *ICK@0/short 4P2R

RP4 *3G@ICK@0/short 4P2RRP4 *3G@ICK@0/short 4P2R

R89 33/J_4R89 33/J_4

T85

R5633/J_4R5633/J_4

C429 *0.1U/10V_4C429 *0.1U/10V_4

R213 8.06K/F_4R213 8.06K/F_4

R141 22/J_4R141 22/J_4

C98 150P/50V_4C98 150P/50V_4

R349 2K/F_4R349 2K/F_4

G1

*SHORT_PADG1

R219 8.06K/F_4R219 8.06K/F_4

C428

*150P/50V_4C428

*150P/50V_4

RP6 *ICK@0/short 4P2RRP6 2 1*ICK@0/short 4P2R

R95

*2.2K/J_4R95

*2.2K/J_4

C179 0.1U/10V_4C179 0.1U/10V_4

U4TC7SH08FUU4TC7SH08FU

214

C184 0.1U/10V_4C184 0.1U/10V_4

RP7 *ICK@0/short 4P2RRP7 *ICK@0/short 4P2R

C180 0.1U/10V_4C180 0.1U/10V_4

Y425MHz-SB820MY425MHz-SB820M

R368 *0/J_4R368 *0/J_4

R77 SPM@10K/J_4R77 SPM@10K/J_4

T62

R73 *0/short_4R73 *0/short_4

R69 33/J_4R69 33/J_4

R7220M/J_6 R7220M/J_6

R63 *10K/J_4R63 *10K/J_4

D20

CH500H-40D20

RP2 *ICK@0/short 4P2RRP2 *ICK@0/short 4P2R

R283 BOM@10K/J_4R283 BOM@10K/J_4

Q10

*MMBT3904Q10

*MMBT3904

R350 590/F_4R350 590/F_4

R342 22/J_4R342 22/J_4

Trang 11

USB_FSD13N

USB_FSD12N

SB_SCLK2SB_SDATA2USB_RCOMP_SB

ACZ_RST#

ACZ_SYNC

ACZ_BCLKACZ_SDOUTACZ_SDIN0

SB_JTAG_TDOSB_JTAG_TCKSB_JTAG_TDISB_JTAG_RST#

RSMRST#

SB_SCLK0SB_SDATA0SB_SCLK1SB_SDATA1

SB_SCLK3SB_SDATA3USBOC#0

ACZ_BCLK

SB_SDATA1SB_SCLK1

SB_SDATA3SB_SCLK3

CONN (Upper Right) CONN (Lower Right)

Controller Ports mapping OHCI0 (dev-18, fun-0) Port 0 - 4 OHCI0 (dev-19, fun-0) Port 5 - 9 OHCI0 (dev-22, fun-0) Port 10 - 14 EHCI (dev-22, fun-2) Port 10 - 14

OHCI (dev-20, fun-5)

MM-SIM

MPC BT

<20091030(A1A)_EMI's Suggest>

Add one 10pF to GND for BITCLK

<20091202(A1A)_Confirm with AMD's Horace>

IDLEEXIT#(Multi function of Pin AA20) is used for server CPU

From LAN From MINI PCIE 2

R92 10K/J_4

R92 10K/J_4

R91 *0/J_4R91 *0/J_4

T70

R286 10K/J_4R286 10K/J_4T69

R341 *0/short_4R341 *0/short_4

R294 *0/short_4R294 *0/short_4

AZ_SYNC

N2

USB_HSD9P A13USB_HSD9N B13USB_HSD8P D13USB_HSD8N C13

USB_HSD11P E14USB_HSD11N E12USB_HSD10P J12USB_HSD10N J14

KSO_17/GPIO226 B22

EC_PWM0/EC_TIMER0/GPIO197 F25

SCL2/GPIO193 D25SDA2/GPIO194 F23SCL3_LV/GPIO195 B26SDA3_LV/GPIO196 E26EC_PWM1/EC_TIMER1/GPIO198 E22EC_PWM2/EC_TIMER2/GPIO199 F22EC_PWM3/EC_TIMER3/GPIO200 E21KSI_0/GPIO201 G24KSI_1/GPIO202 G25KSI_2/GPIO203 E28KSI_3/GPIO204 E29KSI_4/GPIO205 D29KSI_5/GPIO206 D28KSI_6/GPIO207 C29KSI_7/GPIO208 C28

USB_HSD13P B12USB_HSD13N A12USB_HSD12P F11USB_HSD12N E11

GBE_TXD2

P9 GBE_TXD3M5

R136 10K/J_4

R136 10K/J_4

T71

R332 11.8K/F_6R332 11.8K/F_6

R85 33/J_4

R282 10K/J_4R282 10K/J_4

R98 *2.2K/J_4

R98 *2.2K/J_4

R333 *0/short_4R333 *0/short_4

C101 *10P/50V_4C101 *10P/50V_4

R88 *10K/J_4

R88 *10K/J_4

T19

R110 ICK@22/J_4R110 ICK@22/J_4

T13

R278 *0/J_4R278 *0/J_4

Trang 12

SATA_CALRP SATA_CALRN

SATA_X1

SATA_X2

TEMP_COMM TEMPIN2 TEMPIN0

VIN0 VIN1 VIN2

VIN5 VIN7

R106

10K/J_4 R106

T11

R105

10K/J_4 R105

FC_INT1/GPIOD144 AF29

FC_OE#/GPIOD145 AF28 FC_AVD#/GPIOD146 AG29

FC_INT2/GPIOD147 AH27

FC_WE#/GPIOD148 AG26 FC_CE1#/GPIOD149 AF27 FC_CE2#/GPIOD150 AE29

FC_ADQ0/GPIOD128 AJ27 FC_ADQ1/GPIOD129 AJ26 FC_ADQ2/GPIOD130 AH25 FC_ADQ3/GPIOD131 AH24 FC_ADQ4/GPIOD132 AG23 FC_ADQ5/GPIOD133 AH23 FC_ADQ6/GPIOD134 AJ22 FC_ADQ7/GPIOD135 AG21 FC_ADQ8/GPIOD136 AF21 FC_ADQ9/GPIOD137 AH22 FC_ADQ10/GPIOD138 AJ23 FC_ADQ11/GPIOD139 AF23 FC_ADQ12/GPIOD140 AJ24 FC_ADQ13/GPIOD141 AJ25 FC_ADQ14/GPIOD142 AG25 FC_ADQ15/GPIOD143 AH26

SATA_TX2P AG12

SATA_TX2N AF12

SATA_RX2P AH12 SATA_RX2N AJ12

SATA_TX3P AH14

SATA_TX3N AJ14

SATA_RX3P AF14 SATA_RX3N AG14

SATA_TX0P AH9

SATA_TX0N AJ9

SATA_RX0N AJ8

SATA_RX0P AH8

SATA_TX1P AH10

SATA_TX1N AJ10

SATA_RX1N AG10

SATA_RX1P AF10

SATA_CALRN AA14

SATA_X1 AD16

SATA_X2 AC16

SATA_ACT#/GPIO67 AD11

FANOUT1/GPIO53 W6 FANOUT2/GPIO54 Y9

FANIN0/GPIO56 W7 FANIN1/GPIO57 V9 FANIN2/GPIO58 W8

VIN0/GPIO175 A3 VIN1/GPIO176 B4 VIN2/GPIO177 A4 VIN3/GPIO178 C5 VIN4/GPIO179 A7 VIN5/GPIO180 B7 VIN6/GBE_STAT3/GPIO181 B8 VIN7/GBE_LED3/GPIO182 A8

TEMPIN0/GPIO171 B6 TEMPIN1/GPIO172 A6 TEMPIN2/GPIO173 A5 TEMPIN3/TALERT#/GPIO174 B5 FANOUT0/GPIO52 W5

TEMP_COMM C7

SATA_TX4P AG17

SATA_TX4N AF17

SATA_RX4N AJ17

SATA_RX4P AH17

SATA_TX5P AJ18

SATA_TX5N AH18

SATA_RX5N AH19

SATA_RX5P AJ19

SPI_DI/GPIO164 J5

SPI_DO/GPIO163 E2

SPI_CLK/GPIO162 K4

SPI_CS1#/GPIO165 K9

ROM_RST#/GPIO161 G2

NC2 Y2 NC1 G27

SATA_CALRP AB14

C145 *22P/50V_4 C145 *22P/50V_4

T37

R304 10K/J_4 R304 10K/J_4

T40

T23 T32

*1M/J_4

T38

T80 T29

T67

T30

T35 T39

C142 0.01U/16V_4 C142 0.01U/16V_4

T28 T43

T12

Trang 13

+1.1V_SB_VDDAN_11_CLK

+1.1V_S5_SB_VDDCR_11_S+3V_S5_SB_VDDIO_33_S

+3V_S5_SB_VDDXL_33_S

+3V_SB_VDDPL_33_PCIE

+3V_SB_VDDPL_33_SATA

+3VSUS_SB_VDDAN_33_USB_S+1.1V_SB_VDDAN_11_PCIE

+1.1VSUS

+1.1V_S5_SB_VDDPL_11_SYS_S+1.1V_S5

+1.1V+3V

+3VSUS_SB_VDDPL_33_USB_S+3VSUS

93mA

xx mA

197mA

xx mA 32mA

17mA

47mA 62mA

5mA

Not support GBE: Connected to GND.

1.8V GPIOD I/O Power

S5 I/O Power

S5 Core logic standby power

USB PHY analog / I/O Power

USB PHY PLL analog power USB PHY core power

USB PHY DLL analog power

System CLK Gen PLLs analog power System CLK Gen PLLs analog power

WoL > +1.1V_S5 rail Non-WoL > +1.1V_S0 rail

Hardware monitor analog / I/O power

DC R=0.008Ω

SATA PHY analog / I/O Power

SATA PHY PLL power

A-Link Express III/PCIe PLL power

A-Link Express III/PCIe analog power

DCR=0.008Ω

HD Audio I/O Power

System Clock Gen analog/output power

<45484_sb800_dg_nda_1.02>

Not use interal CLK Gen: Connected to +1.1V directly.

As GPIOs: Stuff 0.1uF

Not used: Connected to GND through a 0 Ω

50mils 15mils

C399ICK@1U/10V_4C399ICK@1U/10V_4

C404ICK@1U/10V_4C404ICK@1U/10V_4

C3640.1U/10V_4C3640.1U/10V_4

C3460.1U/10V_4C3460.1U/10V_4

C3870.1U/10V_4C3870.1U/10V_4

L33 1.4A/220ohm_6L33 1.4A/220ohm_6

R111 *0/short_6R111 *0/short_6

C3842.2U/6.3V_6C3842.2U/6.3V_6

C3901U/10V_4C3901U/10V_4

C381

*0.1U/10V_4C381

*0.1U/10V_4

C3410.1U/10V_4C3410.1U/10V_4

L12 1.4A/220ohm_6L12 1.4A/220ohm_6

C3750.1U/10V_4C3750.1U/10V_4C400

2.2U/6.3V_6C4002.2U/6.3V_6

C14910U/6.3V_8C14910U/6.3V_8

C3531U/10V_4C3531U/10V_4

C3591U/10V_4C3591U/10V_4

C3372.2U/6.3V_6C3372.2U/6.3V_6

C3420.1U/10V_4C3420.1U/10V_4

C3400.1U/10V_4C3400.1U/10V_4

C14810U/6.3V_8C14810U/6.3V_8

C3741U/10V_4C3741U/10V_4

C3890.1U/10V_4C3890.1U/10V_4

R287 *0/short_6R287 *0/short_6

L36 1.4A/220ohm_6L36 1.4A/220ohm_6

C3360.1U/10V_4C3360.1U/10V_4

C3582.2U/6.3V_6C3582.2U/6.3V_6

R305 *0/short_6R305 *0/short_6

R117 *0/short_6R117 *0/short_6

C3650.1U/10V_4C3650.1U/10V_4

C331

*2.2U/6.3V_6C331

*2.2U/6.3V_6

C3470.1U/10V_4C3470.1U/10V_4

C4022.2U/6.3V_6C4022.2U/6.3V_6

R327 *0/short_6R327 *0/short_6

C3831U/10V_4C3831U/10V_4

C3571U/10V_4C3571U/10V_4

C33810U/6.3V_8C33810U/6.3V_8

VSS_21 J7

VSS_10 R13VSS_11 R17VSS_1 AJ2

VSS_17 V19

VSS_8 F24VSS_9 N15

VSS_46 H7

VSS_13 P10VSS_14 V11VSS_15 U15VSS_16 M18VSS_18 M11VSS_19 L12VSS_20 L18VSS_22 P3VSS_23 V4

VSS_26 AB7VSS_27 AC9VSS_28 V8VSS_29 W 9

VSS_32 B29VSS_33 U4VSS_34 Y18VSS_36 Y12VSS_37 Y11

VSS_3 A2

VSS_35 Y10VSS_30 W 10

P22

VSSIO_PCIECLK_8

P26 VSSIO_PCIECLK_7P24

VSSIO_PCIECLK_17 AA23VSSIO_PCIECLK_16 AA21VSSIO_PCIECLK_15 H26VSS_50 N4

VSSIO_PCIECLK_21 AC26VSSIO_PCIECLK_19 AD23VSSIO_PCIECLK_20 AA26

VSSIO_PCIECLK_2

P20 VSSIO_PCIECLK_1P21

VSS_48 V10

VSS_41 J4VSS_43 G9

VSS_38 AA11VSS_39 AA12VSS_40 G4

VSSXL

M19

VSS_47 AH29

VSSIO_PCIECLK_27 K20VSSIO_PCIECLK_26 L21

C3762.2U/6.3V_6C3762.2U/6.3V_6

R348 *0/short_6R348 *0/short_6

C40722U/6.3V_8C40722U/6.3V_8

C3731U/10V_4C3731U/10V_4

C370

*0.1U/10V_4C370

*0.1U/10V_4

L34 1.4A/220ohm_6L34 1.4A/220ohm_6

VDDCR_11_S_2 G26VDDCR_11_S_1 F26

VDDCR_11_USB_S_1 A11VDDCR_11_USB_S_2 B11

VDDPL_33_SYS M21VDDPL_11_SYS_S L22

VDDAN_33_USB_S_3

A20

VDDAN_33_USB_S_11

D20 VDDAN_33_USB_S_10D19

VDDAN_11_PCIE_4

V27 VDDAN_11_PCIE_3V26

VDDAN_11_CLK_4 K26VDDAN_11_CLK_3 J28

VDDIO_GBE_S_2 P8

VDDIO_33_S_7 T6VDDIO_33_S_8 T8

VDDAN_33_USB_S_12

E19

C3352.2U/6.3V_6C3352.2U/6.3V_6

L43 1.4A/220ohm_6L43 1.4A/220ohm_6

C15722U/6.3V_8C15722U/6.3V_8

L35 1.4A/220ohm_6

L35 1.4A/220ohm_6

R344

*0/short_4R344

*0/short_4

C349

*0.1U/10V_4C349

*0.1U/10V_4

C11322U/6.3V_8C11322U/6.3V_8

C401

*0.1U/10V_4C401

*0.1U/10V_4

C339

*0.1U/10V_4C339

*0.1U/10V_4

C178ICK@22U/6.3V_8C178ICK@22U/6.3V_8

L16 4A/42ohm_8L16 4A/42ohm_8

C3631U/10V_4C3631U/10V_4

C3322.2U/6.3V_6C3322.2U/6.3V_6

C14410U/6.3V_8C14410U/6.3V_8

C3911U/10V_4C3911U/10V_4

C3482.2U/6.3V_6C3482.2U/6.3V_6

L42 1.4A/220ohm_6

L42 1.4A/220ohm_6

C3330.1U/10V_4C3330.1U/10V_4

C385

*0.1U/10V_4C385

*0.1U/10V_4

C3340.1U/10V_4C3340.1U/10V_4

C378ICK@0.1U/10V_4C378ICK@0.1U/10V_4

C1532.2U/6.3V_6C1532.2U/6.3V_6

R339 *0/short_6R339 *0/short_6

R74 *0/short_6R74 *0/short_6

hexainf@hotmail.com

Trang 14

USE DEFAULT PCIE STRAPS

DEFAULT

H, H=Reserved

ENABLE ILA AUTORUN

DISABLE ILA AUTORUN

DEFAULT

USE FC PLL USE PCI

PLL

DEFAULT

BYPASS FC PLL

PULL HIGH

DEFAULT

BYPASS PCI PLL

PULL LOW

PULL LOW

PULL HIGH STANDARD STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

DEFAULT

PERFORMANCE MODE

DEFAULT

DEFAULT

DISABLE PCI MEM BOOT

ENABLE PCI MEM BOOT

LPC_CLK0

DEFAULT

LPC_CLK1

CLKGEN ENABLED

CLKGEN DISABLED

ECK@DEFAULT

EC ENABLED

EC DISABLED

non_Fusion CLK MODE

PCI_CLK4

FUSION CLK MODE

PCI_CLK3

IGNORE DEBUG STRAPS

USE DEBUG STRAPS

DEFAULT

PCI_CLK2

Watchdog Timer Enable

Watchdog Timer Disable

PCI_CLK1

PCIe Gen II

Not Applicable to SB820M Leave provision for PD.

H, L=SPI ROM

L, H=LPC ROM

L, L=Reserved

internal have pull Hi 10K

PCICLK4:

CPU/NB HT Clock Selection This strap is not used if the strap CLKGEN is configured for external clock generator mode.

PCIe Gen I

ICK@DEFAULT ICK@DEFAULT

This is required as the low power mode

is not supported on the SB8xx.

<20091202(A1A)_Confirm with AMD's Horace>

PCI_CLK4 PU with 10K for both internal and external CLK Gen

R291

*2.2K/J_4R291

*2.2K/J_4

R34310K/J_4R34310K/J_4

R138

*10K/J_4R138

*10K/J_4

R61

*10K/J_4R61

*10K/J_4

R7910K/J_4R7910K/J_4

R112

*2.2K/J_4R112

*2.2K/J_4

R1192.2K/J_4R1192.2K/J_4R81

10K/J_4R8110K/J_4

R306

*2.2K/J_4R306

*2.2K/J_4

R6710K/J_4R6710K/J_4

R82

*10K/J_4R82

*10K/J_4

R66

*10K/J_4R66

*10K/J_4

R80

*10K/J_4R80

*10K/J_4

R13210K/J_4R13210K/J_4

R299

*2.2K/J_4R299

*2.2K/J_4

R146ICK@10K/J_4R146ICK@10K/J_4

R68

*10K/J_4R68

*10K/J_4R60

10K/J_4R6010K/J_4

Trang 15

MEMHOT_MA#

M_A_BANK0

M_A_DQ42M_A_BANK2

M_A_DQ45

M_A_DM2

M_A_DM4

M_A_DM6M_A_DM0

MEM_VREFCA

M_A_DQ49M_A_DQ35

M_A_DQ57

M_A_DQ39

M_A_DQ63M_A_DQ50

SA1_A

M_A_DQ60

M_A_DQ33

M_A_DQ55M_A_DQ37

M_A_A10M_A_A5

M_A_A11M_A_A6

M_A_A12M_A_A0

M_A_DQ58

M_A_A7

M_A_A13M_A_A8

M_A_A14

M_A_DQ17M_A_DQ11

M_A_DQ22

M_A_DQ5M_A_DQ1

M_A_DQ27

M_A_DQ18M_A_DQ12

M_A_DQ23

M_A_DQ6M_A_DQ2

M_A_DQ19M_A_DQ13

M_A_DQ29

M_A_DQ20

M_A_DQ24

M_A_DQ7M_A_DQ3M_A_DQ0

M_A_DQ14M_A_DQ8

M_A_DQ25

M_A_DQ4

M_A_DQ21M_A_DQ15M_A_DQ9

M_A_DQ30

M_A_DQ16M_A_DQ10

M_A_DQ28M_A_DQ26

M_A_DQ48

M_A_DQ34M_A_DQ31

M_A_DQ59M_A_DQ46

152

37

48 18

150

53 10

180 100 42

125 126

35 16

41

74 31

143 99

189 167

61 30

140

156 57

193 98

138

26 19

118 25

196

110 113

144 12

163 43

199

159 137

Connector

95

148 93

147 154

168 28

172 169 122

200

70 51

183

2

78

108 75

106 13

188 161

85

116

199

109 54 21

124

175 97

179

65

96 27

80 60

102 58

135 114 79

107

186 115

160 50

176 105

149 14

132

66

77

166 117 67

142 145 104

46 49

64 69

131

45 40

1

17

SMbus address A0

H=4

Confirmed with AMD FAE Reden

MA_EVENT_L should be PU(R8004) with 2.2K, not 1K

Not installed by default

<20100115(B2A)>

Add Power Symbol for +SMDDR_VTERMdisconnect issue

C2021000P/50V_4C2021000P/50V_4

R43 *2.2K/J_4R43 *2.2K/J_4

C1310.1U/10V_4C1310.1U/10V_4

C82100U/6.3V_3528

C82100U/6.3V_3528

C380.22U/6.3V_4C380.22U/6.3V_4

R57

*0/short_6R57

*0/short_6

C104

*0.1U/10V_4C104

*0.1U/10V_4

C2010.01U/25V_4C2010.01U/25V_4

C354.7U/6.3V_6C354.7U/6.3V_6C91

1000P/50V_4C911000P/50V_4

C1390.1U/10V_4C1390.1U/10V_4

C126

*0.1U/10V_4C126

*0.1U/10V_4

R258

*0/short_4R258

*0/short_4

C95

*0.1U/10V_4C95

Q4

*MMBT3904Q4

*0.1U/10V_4

R33 *2.2K/J_4R33 *2.2K/J_4

C32 *0.1U/10V_4C32 *0.1U/10V_4

R263

*0/short_4R263

*0/short_4

C1380.1U/10V_4C1380.1U/10V_4

T61

R262 *4.7K/J_4R262 *4.7K/J_4

C94

*0.1U/10V_4C94

*0.1U/10V_4

R149

*0/short_6R149

R260 *4.7K/J_4R260 *4.7K/J_4

C310.22U/6.3V_4C310.22U/6.3V_4

NC1 77NC2 122TEST 125

VSS33 145VSS32 144VSS31 139VSS30 138VSS29 134VSS28 133VSS27 128

C143100U/6.3V_3528

C143100U/6.3V_3528

C900.01U/25V_4C900.01U/25V_4

C1320.1U/10V_4C1320.1U/10V_4

hexainf@hotmail.com

Trang 16

CRTVDD5CRTVDD5

CRT_BYP

CRT_B1CRT_R1

HSYNC_R

CRTVSYNC

CRT_SCLCRTHSYNCCRTVDD5

+5V_CRT

DISPONCCD_POWER

LCD_VADJ

LCD_CLKLCD_DATA

TXLOUT2-TXLOUT1+

TXLOUT0-TXLOUT2+

TXLOUT1-TXLCLKOUT+

TXLOUT0+

TXLCLKOUT-DMIC_DAT_CNLCDVCC_1

CRT_SDA

DMIC_CLK_CN

CRT_SCLCRT_SDA

LCD_VADJLCD_CLK

+3VPCU

+3V

LCDVCCVIN

The R channel's term R change 140ohm (For the

voltage level mismatch, the Red is higher)

<20091215(A1A)_Follow EMI's Suggest>

Change series component of DMIC_DAT from 33ohm to beadChange series component of DMIC_CLK from 0ohm to bead

<20091202(A1A)_45485_sb800_scl_nda_1.04>

Confirmed with AMD HoraceLVDS_DIGON/ LVDS_BLON/ LVDS_ENA_BL need to bepulled down with 4.7K

Confirmed with AMD HoraceLVDS_DIGON/ LVDS_BLON/ LVDS_ENA_BL need to bepulled down with 4.7K

*68P/50V_4R244

140/F_4R244140/F_4

D28 *5.5V/25V/410P_4D28 *5.5V/25V/410P_4

R240 18/J_4R240 18/J_4

C311 1000P/50V_4C311 1000P/50V_4

CN11

CRT CONNCN11

CRT CONN151413121112345

678910

L28 0.5A/22ohm_6L28 0.5A/22ohm_6

C4 *10P/50V_4C4 *10P/50V_4

MR1APX9132HMR1APX9132H

*220P/50V_4

R494.7K/J_4R494.7K/J_4

R38 *0/short_8R38 *0/short_8

C560.1U/10V_4C560.1U/10V_4

C53

*68P/50V_4C53

*68P/50V_4

L32 3A/47ohm_6L32 3A/47ohm_6

D27 BAS316D27 BAS316

C310 *0.1U/10V_4C310 *0.1U/10V_4

R40 *0/short_4R40 *0/short_4

C3 *100P/50V_4C3 *100P/50V_4

C309 + 10U/10V_8C309 10U/10V_8

L5 1A/470ohm_6L5 1A/470ohm_6

U10

IP4772_Rout=10ohmU10

SYNC_IN2 15SYNC_IN1 13

DDC_IN1 10DDC_IN2 11DDC_OUT1 9DDC_OUT2 12

C550.1U/10V_4C550.1U/10V_4

C1 *100P/50V_4C1 *100P/50V_4

C702.2U/6.3V_6C702.2U/6.3V_6

L4 1A/470ohm_6L4 1A/470ohm_6

R32 *0/short_6R32 *0/short_6

0.1U/50V_6C390.1U/50V_6C39

R255 *0/short_6R255 *0/short_6

4.7U/25V_8C494.7U/25V_8C49

C27 *0.1U/10V_4C27 *0.1U/10V_4

C20 *0.1U/10V_4C20 *0.1U/10V_4

C30510P/50V_4C30510P/50V_4

R254 *100K/J_4R254 *100K/J_4

C582.2U/6.3V_6C582.2U/6.3V_6

R259 4.7K/J_4R259 4.7K/J_4

R2574.7K/J_4R2574.7K/J_4

C30410P/50V_4C30410P/50V_4

L29 0.5A/22ohm_6L29 0.5A/22ohm_6

U2

IC(5P) G5243AT11UU2

IC(5P) G5243AT11U

OUT 1GND 2ON/OFF

R261 4.7K/J_4R261 4.7K/J_4

D25 SSM14D25 SSM14

4.7U/10V_6C744.7U/10V_6C74

Q142N7002KQ142N7002K

T1

C312

*220P/50V_4C312

*220P/50V_4

R245150/F_4R245150/F_4

R37 *0/J_4R37 *0/J_4

R34.7K/J_4R34.7K/J_4

C51 *0.1U/10V_4C51 *0.1U/10V_4

F1

SMD1206P100TF/1A/1.8A/6VF1

SMD1206P100TF/1A/1.8A/6V12

L31 3A/47ohm_6L31 3A/47ohm_6

R243150/F_4R243150/F_4

C302 *100P/50V_4C302 *100P/50V_4

C30610P/50V_4C30610P/50V_4

C2 0.1U/10V_4C2 0.1U/10V_4

R25310K/J_4R25310K/J_4

C30810P/50V_4C30810P/50V_4

L30 3A/47ohm_6L30 3A/47ohm_6

C30710P/50V_4C30710P/50V_4

C3140.1U/10V_4C3140.1U/10V_4

C300 *100P/50V_4C300 *100P/50V_4

Trang 17

TXC_HDMI-HDMI_DETHDMI_DET_R

HDMI_DDC_DATAHDMI_DDC_CLKHDMI_DDC_DATA

TX0_HDMI-TXC_HDMI+

TXC_HDMI-TX2_HDMI+

TX1_HDMI+

TX1_HDMI-

TXC_HDMI-TX1_HDMI+

TX1_HDMI-TXC_HDMI+

TXC_HDMI-TX2_HDMI+

TX2_HDMI-TX0_HDMI+

TX0_HDMI+

TX0_HDMI-HDMI_DDC_CLKHDMI_DDC_DATATXC_HDMI-_R

HDMI_DETTX0_HDMI+

+5V+5V

HDMI HPD SENSE

<Layout note>

colse to HDMI connector

<20091215(A1A)_Follow EMI's suggestion>

add a common mode chock in HDMI CLK to prevent AMD issue

<20100324(RAMP)>

Delete L1 and change R13,R14 to shortpad

R11 HDM@4.7K/J_4R11 HDM@4.7K/J_4

CN12

HDM@QJ1119C-NK01-8FCN12

HDM@QJ1119C-NK01-8F

D2+

1D2-3D1 Shield5D0+

7D0-9

CK Shield11

CE Remote13DDC CLK15GND17

HP DET19

D2 Shield2D1+

4D1-6D0 Shield8CK+

10CK-12NC14DDC DATA16+5V18SHELL1 20

*HDM@100/F_4

R12 HDM@4.7K/J_4R12 HDM@4.7K/J_4

R250

*HDM@100/F_4R250

*HDM@100/F_4

R24 HDM@715/F_4R24 HDM@715/F_4

R9HDM@200K/F_4R9HDM@200K/F_4Q1

HDM@2N7002KQ1

R249HDM@10K/F_4R249HDM@10K/F_4R248 HDM@715/F_4

R248 HDM@715/F_4

R14 *HDM@0/short_4R14 *HDM@0/short_4

R247HDM@10K/F_4R247HDM@10K/F_4

HDM@0.22u/6.3V_4C6

HDM@0.22u/6.3V_4C6

R23 HDM@715/F_4R23 HDM@715/F_4

Q2HDM@2N7002KQ2

*HDM@100/F_4

R20 HDM@715/F_4

HDM@200K/F_4R10

HDM@200K/F_4

F2

HDM@SMD1206P100TF/1A/1.8A/6VF2

HDM@SMD1206P100TF/1A/1.8A/6V

12

R21 HDM@715/F_4R21 HDM@715/F_4

U14

*HDM@RClamp0524PU14

*HDM@RClamp0524P

1122GND_3/83445

R16 HDM@715/F_4R16 HDM@715/F_4

*HDM@RClamp0524P

1122GND_3/83445

R251 HDM@715/F_4R251 HDM@715/F_4

U12

*HDM@RClamp0524PU12

*HDM@RClamp0524P

1122GND_3/83445

*HDM@100/F_4

hexainf@hotmail.com

Trang 18

MY0

MY3MY5

MY8

MX2MY10MX0MY12MY14

MY2

MX6MY1MX4MY4MY6MX3

BT_POWER

MX0MX1

MY8

MX2MX3MX4

MX6MY0MX7

MY1

MY3

MY10

MY12MY15MY13

MY4

MY7MY5

TP_L#

TP_R#

TPDATA_CNTPCLK_CN

SW2

TP switchSW2

TP switch

13

*220P_8P4R

1584

C267

*BT@0.1U/10V_4C267

*BT@0.1U/10V_4

D24

*14V/38V/100P_4D24

*220P_8P4R

1584

CP4

*220P_8P4RCP4

*220P_8P4R

1584

+ C260BT@0.22U/25V_6

+ C260BT@0.22U/25V_6

CP1

*220P_8P4RCP1

*220P_8P4R

1584

CP5

*220P_8P4RCP5

*220P_8P4R

1584

CN2

TP_CONNCN2

TP_CONN

42

57

C258BT@1000P/50V_4C258BT@1000P/50V_4

C257

*BT@0.1U/10V_4C257

*BT@0.1U/10V_4

CN7

BT@BT_CONNCN7

BT@BT_CONN

1

3

567

D23

*14V/38V/100P_4D23

*14V/38V/100P_4

C13410P/50V_4C13410P/50V_4C135

10P/50V_4C13510P/50V_4

L9 3A/120ohm_8

L9 3A/120ohm_8

C261BT@0.1U/10V_4C261BT@0.1U/10V_4

L7 0.4A/120ohm_6L7 0.4A/120ohm_6

R1014.7K/J_4R1014.7K/J_4

SW3

TP switchSW3

TP switch

13

5

CP6

*220P_8P4RCP6

*220P_8P4R

1584

L8 0.4A/120ohm_6L8 0.4A/120ohm_6

Q13

BT@AO3413Q13

BT@10K/J_4

Trang 19

MIC_BIAS MIC1_R1 MIC1_L1

FLY_P

AVEE

FILT_1.8V FILT_1.65V

HPL HPR

MIC1_R2 MIC1_L1

MIC1_R1

MIC1_R4 MIC1_L4 MIC1_R3

MIC1_JD#

MIC1_L3 MIC_BIAS

AVDD_3.3 pin is output ofinternal LDO Do NOT connect

to external supply

Sense resistor 5.11K must be connected tosame power supply that is used forVAUX_3.3 pins

To support Wake-on-Jack, the CODEC VAUX_3.3 pinsmust be powered by a Standby supply

Port Configuration

Port A: Headphone jack (jack shared with S/PDIF) Port B: Internal analog mono mic (stereo option)/Line In Port C: Microphone jack

Port D: LineOut jack(need cap) or Headphone jack(cap less) Port G: Internal stereo speakers

Port J: Optional Internal stereo digital mic Port H: S/PDIF (jack shared with headphone)

Recommended EMI components

<Layout note>

Place EMI components close to audio codec

Use as needed for EMI

10K only needed if supply to VAUX_3.3 isremoved during system re-start

Speaker (AMP)

Normal Open Jack

Earphone(AMP)

1.03A ; peak:2.5A 50mA

<Layout note>20091223follow EMI suggestion , modify PIN6 from dummy to ADOGND

Change R223,R227 from 5.1ohm(CS-5102JB03)

to 39ohm(CS03902JB21), for FSOV spec

C291

*47P/50V_4 C291

*47P/50V_4

C246 10U/10V_8 C246 10U/10V_8

BLACK

1 6 4 7

8 5

C280 1000P/50V_4 C280 1000P/50V_4

C281 10U/10V_8 C281 10U/10V_8

C253 0.1u/10V_4 C253 0.1u/10V_4

C283 680P/50V_4 C283 680P/50V_4

C285 1000P/50V_4 C285 1000P/50V_4

C288 1000P/50V_4 C288

*14V/38V/100P_4

C272 680P/50V_4 C272 680P/50V_4

D38

5.5V/25V/410P_4 D38

5.5V/25V/410P_4

R226 0.1/F_1206 R226 0.1/F_1206

R174 5.11K/F_4 R174 5.11K/F_4

R176 2.2K/J_4 R176 2.2K/J_4

R189 10K_4 R189 10K_4

C244

*470P/50V_4 C244

*470P/50V_4

R230

*1K/J_4 R230

C287 0.1u/10V_4 C287 0.1u/10V_4

C227

*470P/50V_4 C227

*470P/50V_4

C241 1u/6.3V_4 C241 1u/6.3V_4

CN9

SPEAKER-CON CN9

SPEAKER-CON

1 3

C275 0.1u/10V_4 C275 0.1u/10V_4

C240 0.1u/10V_4 C240 0.1u/10V_4

D12

*BAS316

C235 10U/10V_8 C235 10U/10V_8

*47P/50V_4

C230 10U/10V_8 C230 10U/10V_8

U8

CX20672-11Z U8

CX20672-11Z

DMIC_CLK 40 DMIC_1/2 1

SDATA_IN 6

SYNC 8 RESET#

9

PC_BEEP 10

GPIO1/SPK_MUTE#

37 GPIO0/EAPD#

38 SPDIF 39

C259 0.1u/10V_4 C259 0.1u/10V_4

*1U/6.3V_4

D21

*14V/38V/100P_4 D21

*47P/50V_4 C279

10U/10V_8 C279 10U/10V_8 C243

0.1u/10V_4 C243 0.1u/10V_4

CN8

BLACK CN8

BLACK

1 6 4 5 7

8

R217

*1K/J_4 R217

C234 1u/6.3V_4 C234 1u/6.3V_4

C238 0.1u/10V_4 C238 0.1u/10V_4

C254 10U/10V_8 C254 10U/10V_8

C271 0.1u/10V_4 C271 0.1u/10V_4

C276 0.1u/10V_4 C276 0.1u/10V_4

C278 0.1u/10V_4 C278 0.1u/10V_4

hexainf@hotmail.com

Ngày đăng: 22/04/2021, 15:59

TỪ KHÓA LIÊN QUAN

🧩 Sản phẩm bạn có thể quan tâm