xu ly tin hieu so fpga hoang trang dsp fpga htrang chapter3 2slides per page cuuduongthancong com

XỬ LÝ TÍN HiỆU SỐ VỚI FPGAChaper 3:Pipelining and Parallel Processing Tạo đường ống và xử lý song song GV: Hoàng Trang Email: hoangtrang@hcmut.edu.vn mr.hoangtrang@gmail.com Thank to: th

XỬ LÝ TÍN HiỆU SỐ VỚI FPGA

Chaper 3:Pipelining and Parallel Processing (Tạo đường ống và xử lý song song)

GV: Hoàng Trang Email: hoangtrang@hcmut.edu.vn mr.hoangtrang@gmail.com

Thank to: thầy Hồ Trung Mỹ Slide: from text book of Parhi

thời gian trễ truyền thông

2

CuuDuongThanCong.com https://fb.com/tailieudientucntt

cuu duong than cong com

• Pipelining and Parallel Processing for Low Power

– Pipelining for Lower Power

– Parallel Processing for Lower Power

– Combining Pipelining and Parallel Processing for

Hoàng Trang

BM Điện Tử-DSP-FPGA-chapter3 01/2013

Introduction (cont’d)

7

Figure (b): The 2-level pipelined structure of (a)

Figure (c): The 2-level parallel processing structure of (a)

Hoàng Trang

BM Điện Tử-DSP-FPGA-chapter3 01/2013 27

Example: A complete parallel processing system with block size 4 (including

serial-to-parallel and parallel-to-serial converters) (also see P.72, Fig 3.11)

Hoàng Trang

BM Điện Tử-DSP-FPGA-chapter3 01/2013 39

Figures for Example 3.4.2

• A 4-tap FIR filter

Hoàng Trang

BM Điện Tử-DSP-FPGA-chapter3 01/2013 43

END chapter 3

cuu duong than cong com